

### FEATURES

- Fully Autonomous USB Type-C Port Controller
- Support USB Type-C Specification Reversion 2.1
- Source, Sink and DRP Port Role Configuration with Optional Accessory Support
- Try.SRC and Try.Snk Modes for User Configurations
- VDD Operating Range: 2.85 V to 5.5 V
- Multiple IO Voltage Support: 1.2 V, 1.8 V and 3.3 V
- Typical Low Power Operation:  $I_{VDD\_STBY} < 30 \mu A$
- GPIO Mode
- Maximum 28 V DC Tolerance on ID, VBUS\_DET, CC1 and CC2 Pins
- Dead Battery Support
- 4 kV HBM ESD Rating for USB IO Pins
- Small Package, 12 Lead QFN (1.6 mm x 1.6 mm)

### APPLICATIONS

- Accessories
- Industrial
- Power Banks

### GENERAL DESCRIPTION

The [HUSB320-AA000](#) is designed for a USB Type-C port. It integrates the CC logic detection and output the connection results per the different connection combinations. The [HUSB320-AA000](#) is freely to be configured by user as a Source, Sink or DRP. Additionally, the debug accessories and audio accessories are both supported to be recognized.

The [HUSB320-AA000](#) is run in GPIO mode, the configuration is achieved via the pins and the detection results are presented at these pins.

The ultra-low operation current of the [HUSB320-AA000](#) helps the system to reduce the total power dissipation and suitable for a battery application.

### TYPICAL APPLICATION CIRCUIT




Figure 1. Typical Application Circuit

**TABLE OF CONTENTS**

Features ..... 1

Typical Application Circuit ..... 1

Applications ..... 1

General Description ..... 1

Table of Contents ..... 2

Revision History ..... 2

Pin Configuration and Function Descriptions ..... 3

Recommended Operating Conditions ..... 5

Specifications ..... 5

Absolute Maximum Ratings ..... 8

    Thermal Resistance ..... 8

    ESD Caution ..... 8

Functional Block Diagram ..... 9

Theory of Operation ..... 10

    Enable Control ..... 10

    VDD and Initialization ..... 10

    Power off ..... 10

    VBUS\_DET Pin ..... 10

    GPIO Pins ..... 11

    Dead Battery ..... 11

    CC Logic ..... 12

    AUTOSNK Function ..... 12

Typical Application Circuits ..... 13

Package Outline Dimensions ..... 14

Package TOP Marking ..... 15

Ordering Guide ..... 16

Tape and Reel Information ..... 17

Important Notice ..... 18

**REVISION HISTORY**

Version	Date	Descriptions
Rev. 1.0	11/2022	Initial version
Rev. 1.1	01/2023	Update ORDERING GUIDE
Rev. 1.2	02/2023	Update Typical Application Circuit

**PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**




Figure 2. Pin Assignment

**Table 1. Pin Function Descriptions**

Pin No.	Pin Name	Type <sup>1</sup>	Description
1	CC1	DIO	Type-C configuration channel signal 1
2	CC2	DIO	Type-C configuration channel signal 2
3	PORT/DEBUG_N	IO	Dual function pin. In input mode, this pin (PORT) is a 3 state input to set the port role. The port role is defined as: Connected to VDD via a 900 kΩ resistor = Source Only Connected to GND via a 900 kΩ resistor = Sink Only Float = Dual Role Port (DRP) In output mode, this pin (DEBUG_N) is push-pull output to indicate the Debug Accessory Detection results.

Pin No.	Pin Name	Type <sup>1</sup>	Description
4	VBUS_DET	AI	<p>Low = Debug Accessory detected                      High = Debug Accessory not detected</p> <p>VBUS voltage detection pin. It could be connected to the VBUS pin at type-C connector. It is employed for attach and detach detection. It is also the discharge path for VBUS pin when detachment happened</p>
5	ORIENT	IO	<p>Dual function pin. In input mode, the working mode is defined as:                      Float = GPIO mode</p> <p>In output mode, this pin (ORIENT) is push-pull output to indicate the connection status.                      Low = CC1 of USB Type-C receptacle is connected                      High = CC2 of USB Type-C receptacle is connected</p>
6	OUT3	IO	<p>This pin (OUT3) is an open-drain output to indicate Audio Accessory detection results:                      Low = Audio Accessory is detected                      High-Z = Audio Accessory is not detected</p>
7	OUT1	IO	<p>Open-drain output pin. This pin (OUT1) combined with OUT2 and ID pins to indicate the connection status</p>
8	OUT2	IO	<p>Open-drain output pin. This pin (OUT2) combined with OUT1 and ID pins to indicate the connection status</p>
9	ID	O	<p>Open-drain output pin. This pin combined is used to indicate the connection status</p>
10	GND	P	<p>Ground connection point</p>
11	EN_N	AI	<p>Chip enabled pin. It is pulled up internally and the HUSB320-AA000 is enabled by pulling this pin to GND</p>
12	VDD	P	<p>Input supply for internal circuitry</p>

<sup>1</sup> Legend:

A = Analog Pin

P = Power Pin

D = Digital Pin

I = Input Pin

O = Output Pin

## RECOMMENDED OPERATING CONDITIONS

**Table 2. Recommended Operating Conditions**

Parameter	Rating
VDD Input Voltage	2.85 V to 5.5 V
VBUS_DET Input Voltage	4 V to 22 V
Operating Temperature Range (Junction)	-40°C to 125°C
Ambient Temperature Range	-40°C to 85°C

## SPECIFICATIONS

$V_{DD} = 2.85\text{ V to }5.5\text{ V}$ ,  $T_A = 25^\circ\text{C}$  for typical specifications, unless otherwise noted.

**Table 3. Electrical Characteristics**

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
Power Supply						
VDD UVLO Rising Threshold	$V_{VDD\_UVLO\_R}$	Power Up to normal operation		2.75	2.9	V
VDD UVLO Hysteresis	$V_{VDD\_UVLO\_HYS}$	Hysteresis Voltage to shutdown		0.08		V
VDD Leakage Current	$I_{VDD\_DISABLE}$	$V_{VDD} > V_{VDD\_UVLO\_R}$ and EN_N=High or $V_{VDD} < V_{VDD\_UVLO\_R} - V_{VDD\_UVLO\_HYS}$			5	$\mu\text{A}$
VDD Standby Current	$I_{VDD\_STBY}$	EN_H=Low and configured in Sink without attachment, $V_{VDD}=4.5\text{ V}$		15	30	$\mu\text{A}$
		EN_H=Low and configured in Source or DRP without attachment, $V_{VDD}=4.5\text{ V}$		15	30	$\mu\text{A}$
VDD Operating Current	$I_{VDD\_OP}$	EN_H=Low and attached as a Sink or Source, $V_{VDD}=4.5\text{ V}$		15	30	$\mu\text{A}$
Open Drain Output Pins (ID, OUT1, OUT2 OUT3)						
Output Low Voltage	$V_{OL\_OD}$	Sink current=2 mA			0.4	V
Output Low Resistance	$R_{OL\_OD}$				200	$\Omega$
Input Pin (EN_N)						
Internal Pull Up Resistance	$R_{PU\_EN}$	To VDD pin		6		$\text{M}\Omega$
Low Level Input Threshold	$V_{IL\_EN}$				0.4	V
High Level Input Threshold	$V_{IH\_EN}$		0.8			V
Enable Time	$t_{EN}$	From EN_N=Low to HUSB320-AA000 is ready to output stable status			100	ms
Input and Output Pins (PORT/DEBUG_N, ORIENT)						
Low Level Input Threshold	$V_{IL\_ORIENT}$				$0.2 \cdot V_{VDD}$	V
Middle Level Input Threshold	$V_{IM\_ORIENT}$		$0.44 \cdot V_{VDD}$		$0.56 \cdot V_{VDD}$	V
High Level Input Threshold	$V_{IH\_ORIENT}$		$0.8 \cdot V_{VDD}$			V
Impedance to VDD	$Z_{float}$	Pins are floating		3.3		$\text{M}\Omega$
Output Low Voltage	$V_{OL\_PP}$	Sink current=1 mA			$0.2 \cdot V_{VDD}$	V
Output High Voltage	$V_{OH\_PP}$	Source current=1 mA	$0.8 \cdot V_{VDD}$			V
Type-C Pins (CC1, CC2)						
Default $R_p$ Current	$I_{RP\_DEF}$	$V_{VDD} \geq 3.5\text{ V}$	64	80	96	$\mu\text{A}$
1.5 A $R_p$ Current	$I_{RP\_1.5A}$	$V_{VDD} \geq 3.5\text{ V}$	165.6	180	194.4	$\mu\text{A}$
3 A $R_p$ Current	$I_{RP\_3A}$	$V_{VDD} \geq 3.5\text{ V}$	303.6	330	356.4	$\mu\text{A}$
Dead Battery Clamp Voltage	$V_{SNKDB0}$	Configured as Sink with $80\ \mu\text{A} \pm 20\%$ $R_p$ Current from Source, $V_{VDD} < V_{VDD\_UVLO\_R}$	0.25		1.5	V

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
	V <sub>SNKDB1</sub>	Configured as Sink with 180 $\mu$ A $\pm$ 8% R <sub>p</sub> Current from Source, V <sub>VDD</sub> < V <sub>VDD_UVLO_R</sub>	0.45		1.5	V
	V <sub>SNKDB2</sub>	Configured as Sink with 330 $\mu$ A $\pm$ 8% R <sub>p</sub> Current from Source, V <sub>VDD</sub> < V <sub>VDD_UVLO_R</sub>	0.85		2.18	V
Sink Pull Down Resistor CC Impedance	R <sub>d</sub>		4.6	5.1	5.6	k $\Omega$
	Z <sub>OPEN</sub>	CC1 or CC2 are disabled from applying R <sub>p</sub> or R <sub>d</sub>	1000			k $\Omega$
R <sub>a</sub> Detection Threshold as Source	vR <sub>a_SRCDEF</sub>	Configured as Source with I <sub>RP_DEF</sub>	0.15	0.2	0.25	V
R <sub>d</sub> Detection Threshold as Source	vR <sub>a_SRC1.5A</sub>	Configured as Source with I <sub>RP_1.5A</sub>	0.35	0.4	0.45	V
	vR <sub>a_SRC3A</sub>	Configured as Source with I <sub>RP_3A</sub>	0.75	0.8	0.85	V
	vR <sub>d_SRCDEF</sub>	Configured as Source with I <sub>RP_DEF</sub>	1.55	1.6	1.65	V
R <sub>a</sub> Detection Threshold as Sink	vR <sub>d_SRC1.5A</sub>	Configured as Source with I <sub>RP_1.5A</sub>	1.55	1.6	1.65	V
	vR <sub>d_SRC3A</sub>	Configured as Source with I <sub>RP_3A</sub>	2.45	2.6	2.75	V
R <sub>d</sub> Detection Threshold as Sink	vR <sub>a_SNK</sub>	Configured as Sink	0.15	0.2	0.25	V
	vR <sub>d_SNKDEF</sub>	Configured as Sink with I <sub>RP_DEF</sub> attached	0.61	0.66	0.7	V
	vR <sub>d_SNK1.5A</sub>	Configured as Sink with I <sub>RP_1.5A</sub> attached	1.16	1.23	1.31	V
VBUS Present Rising Threshold	vR <sub>d_SNK3A</sub>	Configured as Sink with I <sub>RP_3A</sub> attached	2.04	2.11	2.18	V
	vVB <sub>PRS_R</sub>	Rising edge to set VBUSOK=1b	3.67	4	4.4	V
VBUS Present Hysteresis	vVB <sub>PRS_HYS</sub>	Hysteresis voltage to set VBUSOK=0b		0.7		V
VBUS Present Debounce	t <sub>DEB_VB</sub>	Debounce time for valid VBUSOK flag	250	375	500	$\mu$ s
vSafe0V Falling Threshold	vSafe0V_F	Falling edge to set vSafe0V=1b		0.8		V
vSafe0V Hysteresis	vSafe0V_HYS	Hysteresis Voltage to set vSafe0V=0b		20		mV
vSafe0V Debounce	t <sub>DEB_vSafe0V</sub>	Debounce time for valid VBUSOK flag	250	375	500	$\mu$ s
VBUS_DET Discharge Resistance	R <sub>DSCHG_VB</sub>	VBUS_DET to GND path resistance when detachment event happens		2		k $\Omega$
AUTOSNK Threshold	VAUTOSNKth0	CONTROL1[6:5]=00b	2.9	3.0	3.1	V
	VAUTOSNKth1	CONTROL1[6:5]=01b	3.0	3.1	3.2	V
	VAUTOSNKth2	CONTROL1[6:5]=10b	3.1	3.2	3.3	V
	VAUTOSNKth3	CONTROL1[6:5]=11b	3.2	3.3	3.4	V

**Table 4. Timing Parameters**

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
Global Timing						
Input Lock Time	t <sub>IOLOCK</sub>	Time for input and output pins to sample input signal		10		ms
AUTOSNK Debounce Time	t <sub>AUTOSNK</sub>	Debounce time for entering or exiting AUTOSNK mode if it is enabled		15		ms
Enable Time	t <sub>EN</sub>	From EN_N=Low to HUSB320-AA000 is ready to output stable status			100	ms
Type-C Timing						
CC Attach Debounce Time	t <sub>CCDebounce0</sub>			150		ms

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
WaitSink Debounce Time for Detach	t <sub>PDDebounce</sub>		10	15	20	ms
AttachedSink Debounce Time for Detach	t <sub>SinkDisconnect2</sub>			0		ms
Wait time for Attach in Try Action	t <sub>TryCCDebounce</sub>		10		20	ms
Sink Detection Time for R <sub>p</sub> Change	t <sub>RpValueChange</sub>		10		20	ms
Source Debounce Time for Detach	t <sub>SRCDisconnect</sub>				20	ms
Error Recovery Duration	t <sub>ErrorRecovery</sub>		25	50	100	ms
Toggling Period	t <sub>DRP1</sub>			70		ms
SNK Duration in DRP Toggling	t <sub>DRPtogSNK0</sub>			60		%
SRC Duration in DRP Toggling	t <sub>DRPtogSRC0</sub>			40		%

## ABSOLUTE MAXIMUM RATINGS

Table 5. Absolute Maximum Ratings

Parameter	Rating
VDD, PORT/DEBUG_N, ORIENT, EN_N, OUT3 Pins	-0.3 V to 6.5 V
CC1, CC2, VBUS_DET, ID Pins	-0.3 V to 28 V
OUT1, OUT2 Pins	-0.3 V to 6.5 V
Operating Temperature Range (Junction)	-40°C to 125°C
Soldering Conditions	JEDEC J-STD-020
Electrostatic Discharge (ESD)	
Human Body Model (CC1, CC2, VBUS_DET Pins)	±4000 V
Human Body Model (Other Pins)	±2000 V
Charged Device Model	±500 V

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Close attention to PCB thermal design is required.

$\theta_{JA}$  is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure.

$\theta_{JC}$  is the junction to case thermal resistance.

Table 6. Thermal Resistance

Package Type	$\theta_{JA}$	$\theta_{JC}$	Unit
QFN1.6x1.6-12L	164.4	47.1	°C/W

### ESD CAUTION



**Electrostatic Discharge Sensitive Device.**

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# FUNCTIONAL BLOCK DIAGRAM




Figure 3. HUSB320-AA000 Functional Block Diagram

## THEORY OF OPERATION

The [HUSB320-AA000](#) is a CC logic controller, which can support most of the Type-C functions. It integrates all of necessary function blocks which are necessary in Type-C mode. Besides the typical Type-C roles functions including Source, Sink and DRP, the [HUSB320-AA000](#) also supports to detect a Type-C port with accessories.

### ENABLE CONTROL

The [HUSB320-AA000](#) has an enable pin (EN\_N) for the whole system control. This pin is pulled up by  $R_{PU\_EN}$  internally. There is an input comparator implemented for this input voltage. This output of this comparator is going to enable the whole system control.

### VDD AND INITIALIZATION

The [HUSB320-AA000](#) is powered by VDD pin. It has an internal UVLO for its power input VDD voltage ( $V_{VDD}$ ). When  $V_{VDD}$  is lower than  $V_{VDD\_UVLO\_R}$ , all of pins are in HIZ mode (not include CC pins configured as Sink or DRP). With the increase of VDD voltage to exceed the  $V_{VDD\_UVLO\_R}$ , the [HUSB320-AA000](#) start initialization.

### DOWNLOAD

With the ready status of VDD and the [HUSB320-AA000](#) is enabled, the digital core start to download the trim values and default settings for the internal memory and registers. Only when download is completed, the [HUSB320-AA000](#) starts to configure the blocks by the download values.

### INITIALIZATION

After the download, the [HUSB320-AA000](#) enables initialization. The input function of input and output pins (PORT/DEBUG\_N and ORIENT pins) is selected during this initialization process. The [HUSB320-AA000](#) samples the input status of these pins in  $t_{IOLOCK}$  and updates port role configuration register. Then the [HUSB320-AA000](#) switches these pins to output status, the [HUSB320-AA000](#) is ready to run normal operation and the initialization is done.

During initialization, PORT/DEBUG\_N is an input pin for determining the role of the [HUSB320-AA000](#). With different connections, the role of the [HUSB320-AA000](#) is set as Table 7.

**Table 7. Port Role Configuration**

PORT/DEBUG_N Connection	HUSB320-AA000 Role Configured
Connected to VDD via a 900 kΩ Resistor	Source only
Floating	DRP
Connected to GND via a 900 kΩ Resistor	Sink only

With the sampled status of PORT/DEBUG\_N pin, the role settings are updated at Register PORTROLE[2:0].

For ORIENT pin, it is employed to select whether the [HUSB320-AA000](#) works as GPIO mode. As shown in Table 8 :

**Table 8. Work Mode Configuration**

ORIENT Connection	HUSB320-AA000 Role Configured
Floating	GPIO mode

### POWER OFF

If the VDD falls under ( $V_{VDD\_UVLO\_R} - V_{VDD\_UVLO\_HYS}$ ) any time, all of the internal circuit would be reset and wait for the next rising of VDD.

### VBUS\_DET PIN

The VBUS\_DET pin is employed to sense the VBUS pin of USB type-C port. It can indicate the VBUS voltage status per two signals. The signals of VBUSOK and vSafe0V are sent to digital block to help determine the attach or detach status.

Besides, VBUS\_DET pin has implemented an internal discharge resistor to dissipate the energy stored in the VBUS capacitors when needed.

**GPIO PINS**

After the initialization, the [HUSB320-AA000](#) is able to output the status of current connection. When ORIENT pin is floating during initialization, the [HUSB320-AA000](#) is in GPIO mode. In this mode, the OUT1, OUT2, OUT3 pins are repopulated as output pins.

**OUT3**

The OUT3 pin is an open drain output pin, which indicates the Audio Accessory detection results in Table 9:

**Table 9. OUT3 Pin Definition**

OUT3 Status	Description
Low	HUSB320-AA000 enters AudioAccessory State
High-Z	HUSB320-AA000 is not in AudioAccessory State

**OUT2 AND OUT1**

The OUT2 and OUT1 pin are combined to indicate the attached status in Table 9 and Table 9:

**Table 10. OUT1 and OUT2 Pin Definition when Enable the PORT pin output mode**

ID Status	OUT1 Status	OUT2 Status	Description
High-Z	High-Z	Low	Unattached
High-Z	High-Z	High-Z	SNK with Default $R_p$
High-Z	Low	High-Z	SNK with 1.5A $R_p$
High-Z	Low	Low	SNK with 3A $R_p$
Low	High-Z	High-Z	SRC with Default $R_p$
Low	Low	High-Z	SRC with 1.5A $R_p$
Low	Low	Low	SRC with 3A $R_p$
Low	High-Z	Low	Reserved

**ID PIN**

The ID pin is an open drain output that indicate the [HUSB320-AA000](#) connection status in Table 9:

**Table 11. ID Pin Definition**

ID Status	Description
Low	Attached as a Source
High-Z	Attached as a Sink or unattached

**DEBUG\_N PIN**

The DEBUG\_N pin is a push-pull output that indicate the [HUSB320-AA000](#) connection status in Table 9:

**Table 12. DEBUG\_N Pin Definition**

DEBUG_N Status	Description
Low	Debug Accessory detected
High	Debug Accessory not detected

**ORIENT PIN**

The ORIENT pin is a push-pull output that indicate the [HUSB320-AA000](#) connection status.

**DEAD BATTERY****DB STATE**

When the VDD voltage is lower than  $V_{VDD\_UVLO\_R}$ , the [HUSB320-AA000](#) supports the dead battery features on both CC1 and CC2 pins. In DB State, The CC1 and CC2 pin is clamped to be lower than  $V_{SNKDB}$  when there is an  $R_p$  connected to CC1 or CC2 pins ( $R_d/R_d$ ). There is not any other function enabled expect the EN\_N detection.




Figure 4. Dead Battery Timing

**CC LOGIC**

The HUSB320-AA000 is able to support the USB Type-C Rev.2.1. It integrates the necessary function blocks for all of Type-C operations. CC1 and CC2 pins are used to detect the attachment/detachment with the external devices.

With different configurations, the HUSB320-AA000 is possible connected with different terminations. These possible termination could be  $R_p$  current source when the HUSB320-AA000 is configured as a Sink,  $R_d$  when the HUSB320-AA000 is configured as a Source or  $R_a$  in a eMarker cable or accessory.

The valid  $R_a$ ,  $R_d$  or  $R_p$  are defined as below:

**Table 13. Possible Connected External Terminations**

External Termination	Min	Typ	Max	Unit
$R_a$	0.8	1	1.2	k $\Omega$
$R_d$	4.6	5.1	5.6	k $\Omega$
Default $R_p$ Current Source	64	80	96	$\mu$ A
Resistor to 3.3 V	28.8	36	43.2	k $\Omega$
Resistor to 5 V	44.8	56	67.2	k $\Omega$
1.5 A $R_p$ Current Source	166	180	194	$\mu$ A
Resistor to 3.3 V	11.4	12	12.6	k $\Omega$
Resistor to 5 V	20.9	22	23.1	k $\Omega$
3 A $R_p$ Current Source	304	330	356	$\mu$ A
Resistor to 3.3 V	4.46	4.7	4.93	k $\Omega$
Resistor to 5 V	9.5	10	10.5	k $\Omega$

**AUTOSNK FUNCTION**

The HUSB320-AA000 monitors the VDD voltage. There is an internal comparator connected to VDD pin, if the VDD voltage is lower than AUTOSNK\_TH, the HUSB320-AA000 will trigger the port role transition. If VDD voltage rises back to be higher than AUTOSNK\_TH, AUTOSNK function is deactivated.

**TYPICAL APPLICATION CIRCUITS**





Figure 5. Typical Application


PACKAGE OUTLINE DIMENSIONS



SYMBOLS	DIMENSION IN MILLIMETERS		
	MIN	NOM	MAX
A	0.31	0.37	0.40
A1	0.00	0.02	0.05
b	0.15	0.20	0.25
D	1.60 BSC		
E	1.60 BSC		
e	0.40 BSC		
L	0.25	0.30	0.35
L1	0.45	0.50	0.55
aaa	0.10		
bbb	0.07		
ccc	0.10		
eee	0.08		

Figure 6. QFN1.6x1.6-12L Package of Dimension

**PACKAGE TOP MARKING**




*Figure 7. Package Top Marking*


## ORDERING GUIDE

Model	Configurations	TJ Temp (°C)	Package Type	Package Option
HUSB320-AA000-QN12R	VBUS_DET pin External resistor 0 Ω ; Enable the ORIENT and PORT pin output mode	-40 to 125	QFN1.6x1.6-12L	T&R, 3k

# TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



DIMENSIONS AND PIN1 ORIENTATION

D0 (mm)	W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant	Quantity
178.00	9.50	1.80	1.80	0.45	4.00	4.00	8.00	Q2	3000

All dimensions are nominal

Figure 8. Tape and Reel Information

## IMPORTANT NOTICE

Hynetek Semiconductor Co., Ltd. and its subsidiaries (Hynetek) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to Hynetek’s terms and conditions of sale supplied at the time of order acknowledgment.

Hynetek warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in Hynetek’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent Hynetek deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

Hynetek assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using Hynetek components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

Hynetek does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which Hynetek components or services are used. Information published by Hynetek regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Hynetek under the patents or other intellectual property of Hynetek.

Reproduction of significant portions of Hynetek information in Hynetek data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Hynetek is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of Hynetek components or services with statements different from or beyond the parameters stated by Hynetek for that component or service voids all express and any implied warranties for the associated Hynetek component or service and is an unfair and deceptive business practice.

Hynetek is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Hynetek components in its applications, notwithstanding any applications-related information or support that may be provided by Hynetek. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify Hynetek and its representatives against any damages arising out of the use of any Hynetek components in safety-critical applications.

In some cases, Hynetek components may be promoted specifically to facilitate safety-related applications. With such components, Hynetek’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No Hynetek components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those Hynetek components which Hynetek has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of Hynetek components which have not been so designated is solely at the Buyer’s risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

Hynetek has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, Hynetek will not be responsible for any failure to meet ISO/TS16949.

Please refer to below URL for other products and solutions of Hynetek Semiconductor Co., Ltd.