

## 8-Channel High Voltage Switch

### Ordering Information

$V_{PP}$	$V_{NN}$	$V_{SIG}$	Package Options		
			18-pin ceramic side-brazed DIP	18-pin Plastic DIP	Die in waffle pack
+70V	-70V	110V P-P	HV1214C	HV1214P	HV1214X
+80V	-80V	130V P-P	HV1216C	HV1216P	HV1216X

### Features

- HVCOS<sup>®</sup> Technology
- Up to 130V peak to peak switching capability
- Output On-resistance typically 40 ohms
- Low parasitic capacitances
- DC to 10MHz analog signal frequency
- 45 dB typical output off isolation at 5 MHz
- CMOS logic circuitry for low power and excellent noise immunity
- On-chip shift register, latch and chip select logic circuitry

### Absolute Maximum Ratings\*


$V_{DD}$ Logic power supply voltage	-0.5V to +18V
$V_{PP}$ Positive high voltage supply	-0.5V to +90V
$V_{NN}$ Negative high voltage supply	+0.5V to -90V
Logic input voltages	-0.5V to $V_{DD} + 0.3V$
Peak analog signal current/channel	1.5A
Storage temperature	-65°C to +150°C
Power dissipation	800mW

\* Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability.

### General Description

This device is an 8-channel high-voltage integrated circuit (HVIC) intended for use in applications requiring high voltage switching controlled by low voltage signals; e.g., ultrasound imaging and printers. Input data is shifted into an 8-bit shift register which can then be retained in an 8-bit latch. Using HVCOS technology, this HVIC combines high voltage bi-lateral DMOS switches and low power CMOS logic to provide efficient control of high voltage analog signals.

### Pin Configuration



top view

18-pin DIP

# Electrical Characteristics (over recommended operating conditions unless noted)

## DC Characteristics

Characteristics	Sym	0°C		+25°C			+70°C		Units	Test Conditions
		min	max	min	typ	max	min	max		
Switch (ON) Resistance	R <sub>SW</sub>		40		40	50		60	OHMS	I <sub>SW</sub> = 5mA
Switch (ON) Resistance	R <sub>SW</sub>		35		25	35		45	OHMS	I <sub>SW</sub> = 200mA
Switch (ON) Resistance	R <sub>SW</sub>		55		45	55		65	OHMS	V <sub>PP</sub> = +50V V <sub>NN</sub> = -50V I <sub>SW</sub> = 5mA
Switch (ON) Resistance	R <sub>SW</sub>		40		25	40		50	OHMS	V <sub>PP</sub> = +50V V <sub>NN</sub> = -50V I <sub>SW</sub> = 200mA
Switch (ON) Resistance Matching	R <sub>SW</sub>		30		10	30		30	%	I <sub>SW</sub> = 5mA V <sub>PP</sub> = +50V, V <sub>NN</sub> = -50V
Switch Off Leakage	I <sub>SWL</sub>		50		0.5	50		150	μA	V <sub>OUT</sub> = V <sub>PP</sub> -10V thru 10K with 8 SWS in parallel
DC Offset Switch Off			500		100	500		500	mV	RL = 100K
DC Offset Switch On			500		100	500		500	mV	RL = 100K
Pole to Pole Switch Capacitance	C <sub>SW</sub>		10		4.5	10		10	pF	DC Bias = 40V f = 1MHz
Logic Input Capacitance	C <sub>IN</sub>				3.5				pF	
Pos. HV Supply Current	I <sub>PPQ</sub>		200		50	200		200	μA	ALL SWS OFF
Neg. HV Supply Current	I <sub>NNQ</sub>		-200		-50	-200		-200	μA	
Pos. HV Supply Current	I <sub>PP</sub>				0.8	1.6			mA	1 SWS ON
Neg. HV Supply Current	I <sub>NN</sub>				-0.8	-1.6			mA	I <sub>SW</sub> = 5mA
Pos. HV Supply Current	I <sub>PP</sub>				0.6	1.2			mA	V <sub>PP</sub> = +50V
Neg. HV Supply Current	I <sub>NN</sub>				-0.6	-1.2			mA	V <sub>NN</sub> = -50V 1 SW ON, I <sub>SW</sub> = 5mA
Switch Output Peak Current					1.5				A	
Logic Supply Current	I <sub>DD</sub>				4	6			mA	f <sub>CLK</sub> = 3 MHz
Logic Supply Current	I <sub>DD</sub>					5			mA	
Data Out Source Current	I <sub>SOR</sub>	0.7		0.8	0.9		0.7		mA	V <sub>OUT</sub> = V <sub>DD</sub> -0.7V
Data Out Sink Current	I <sub>SINK</sub>	1.5		1.6	1.8		1.5		mA	V <sub>OUT</sub> = 0.7V

## AC Characteristics


Characteristics	Sym	0°C		+25°C			+70°C		Units	Test Conditions
		min	max	min	typ	max	min	max		
Clock Frequency	f <sub>CLK</sub>						3		MHz	f <sub>DATA</sub> = f <sub>CLK</sub> /2
Set Up Time Data to Clock	t <sub>SU</sub>				0				ns	
Hold Time Data from Clock	t <sub>H</sub>				5				ns	
Set Up Time Before LE Rises	t <sub>SD</sub>				260				ns	
Time Width of LE	t <sub>WLE</sub>				300				ns	
Clock Delay Time Data Out	t <sub>DO</sub>					250	330		ns	
Turn On Time	t <sub>ON</sub>		5		2.5	5		5	μs	
Turn Off Time	t <sub>OFF</sub>		10		5.0	10		10	μs	
Time Width of CL	t <sub>WCL</sub>				100				ns	
Off Isolation	KO				35	45			dB	f = 5MHz

# Recommended Operating Conditions


Symbol	Parameter	Device		Value
		HV1214	HV1216	
$V_{DD}$	Logic power supply voltage	X	X	+10.0V to +15.5V
$V_{PP}$	Positive high voltage supply	X		+50.0V to +70.0V
			X	+50.0V to +80.0V
$V_{NN}$	Negative high voltage supply	X		-50.0V to -70.0V
			X	-50.0V to -80.0V
$V_{IH}$	High level input voltage	X	X	$V_{DD} - 2V$ to $V_{DD}$
$V_{IL}$	Low-level input voltage	X	X	0 to 2.0V
$V_{SIG}$	Analog signal voltage peak to peak	X	X	$V_{NN} + 15V$ to $V_{PP} - 15V$
$T_A$	Operating free air-temperature	X	X	0° to 70°C

Note: For non-ground referenced systems the following must be used:  
 Power up sequence: GND VNN VDD VPP  
 Power down sequence: VPP VDD VNN GND

## $T_{ON}/T_{OFF}$ Measurement Circuit




## Logic Timing Waveforms



# Logic Diagram

HV12









## HV12 Truth Table

D0	D1	D2	D3	D4	D5	D6	D7	$\overline{LE}$	$\overline{CL}$	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
L								L	L	OFF							
H								L	L	ON							
	L							L	L		OFF						
	H							L	L		ON						
		L						L	L			OFF					
		H						L	L			ON					
			L					L	L				OFF				
			H					L	L				ON				
				L				L	L						OFF		
				H				L	L						ON		
					L			L	L								OFF
					H			L	L								ON
X	X	X	X	X	X	X	X	X	H	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
X	X	X	X	X	X	X	X	H	L	HOLD PREVIOUS STATE							


**Notes:**

1. The eight switches operate independently, but connect to a common Z line.
2. Serial data is clocked in on the L→H transition of CK.
3. The clear input overrides all other inputs.
4. The switches go to a state retaining their present condition at the rising edge of LE. When LE is low, the shift register data flows through the latch.
5. D<sub>OUT</sub> is high when switch 7 is on.
6. Shift register clocking has no effect on the switch states if LE is H.


# Typical Performance Curves



TYPICAL  
SWITCH CURRENT vs VOLTAGE



TYPICAL  
R<sub>SW</sub> vs. V<sub>PP</sub> V<sub>NN</sub>



TYPICAL  
R<sub>SW</sub> vs. V<sub>PP</sub> V<sub>NN</sub>

