

HWD2163

Dual 2.2W Audio Amplifier Plus Stereo Headphone Function

General Description

The HWD2163 is a dual bridge-connected audio power amplifier which, when connected to a 5V supply, will deliver 2.2W to a 4Ω load (Note 1) or 2.5W to a 3Ω load (Note 2) with less than 1.0% THD+N. In addition, the headphone input pin allows the amplifiers to operate in single-ended mode when driving stereo headphones.

Audio power amplifiers were designed specifically to provide high quality output power from a surface mount package while requiring few external components. To simplify audio system design, the HWD2163 combines dual bridge speaker amplifiers and stereo headphone amplifiers on one chip.

The HWD2163 features an externally controlled, low-power consumption shutdown mode, a stereo headphone amplifier mode, and thermal shutdown protection. It also utilizes circuitry to reduce “clicks and pops” during device turn-on.

Note 1: An HWD2163IUP or HWD2163IVG that has been properly mounted to a circuit board will deliver 2.2W into 4Ω. The other package options for the HWD2163 will deliver 1.1W into 8Ω. See the Application Information sections for further information concerning the HWD2163IUP and HWD2163IVG.

Note 2: An HWD2163IUP or HWD2163IVG that has been properly mounted to a circuit board and forced-air cooled will deliver 2.5W into 3Ω.

Key Specifications

- P_O at 1% THD+N
 - HWD2163IVG, 3Ω,4Ω loads 2.5W(typ), 2.2W(typ)
 - HWD2163IUP, 3Ω,4Ω loads 2.5W(typ), 2.2W(typ)
 - HWD2163IUP, 8Ω load 1.1W(typ)
 - HWD2163, 8Ω 1.1W(typ)
- Single-ended mode THD+N at 75mW into 32Ω 0.5%(max)
- Shutdown current 0.7μA(typ)
- Supply voltage range 2.0V to 5.5V


Features

- Stereo headphone amplifier mode
- “Click and pop” suppression circuitry
- Unity-gain stable
- Thermal shutdown protection circuitry
- SOIC, DIP*, TSSOP and exposed-DAP TSSOP, and LLP packages

Applications


- Multimedia monitors
- Portable and desktop computers
- Portable televisions

Typical Application




Note: Pin out shown for DIP and SO packages. Refer to the Connection Diagrams for the pinout of the TSSOP, Exposed-DAP TSSOP, and Exposed-DAP LLP packages.

Connection Diagrams




Top View

Order Number HWD2163IAE HWD2163IJE
 See HWD Package Number M16B for SO
 See HWD Package Number N16E for DIP*




Top View

Order Number HWD2163IUP
 See HWD Package Number MTC20 for TSSOP



Top View

Order Number HWD2163IUP
 See HWD Package Number MXA20A for Exposed-DAP
 TSSOP



Top View

Order Number HWD2163IVG
 See HWD Package Number LQA24A for Exposed-DAP LLP

Absolute Maximum Ratings (Note 3)

If Military/Aerospace specified devices are required, please contact the CSMSC Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage	6.0V	θ_{JC} (typ)—M16B	20°C/W
Storage Temperature	-65°C to +150°C	θ_{JA} (typ)—M16B	80°C/W
Input Voltage	-0.3V to V_{DD}	θ_{JC} (typ)—N16A*	20°C/W
	+0.3V	θ_{JA} (typ)—N16A*	63°C/W
Power Dissipation (Note 4)	Internally limited	θ_{JC} (typ)—MTC20	20°C/W
ESD Susceptibility (Note 5)	2000V	θ_{JA} (typ)—MTC20	80°C/W
ESD Susceptibility (Note 6)	200V	θ_{JC} (typ)—MXA20A	2°C/W
Junction Temperature	150°C	θ_{JA} (typ)—MXA20A	41°C/W (Note 7)
Solder Information		θ_{JA} (typ)—MXA20A	51°C/W (Note 8)
Small Outline Package		θ_{JA} (typ)—MXA20A	90°C/W (Note 9)
Vapor Phase (60 sec.)	215°C	θ_{JC} (typ)—LQ24A	3.0°C/W
Infrared (15 sec.)	220°C	θ_{JA} (typ)—LQ24A	42°C/W (Note 10)

Operating Ratings

Temperature Range

$$T_{MIN} \leq T_A \leq T_{MAX}$$

Supply Voltage

$$-40^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$$

$$2.0\text{V} \leq V_{DD} \leq 5.5\text{V}$$

Electrical Characteristics for Entire IC (Notes 3, 11)

The following specifications apply for $V_{DD} = 5\text{V}$ unless otherwise noted. Limits apply for $T_A = 25^\circ\text{C}$.

Symbol	Parameter	Conditions	HWD2163		Units (Limits)
			Typical (Note 12)	Limit (Note 13)	
V_{DD}	Supply Voltage			2	V (min)
				5.5	V (max)
I_{DD}	Quiescent Power Supply Current	$V_{IN} = 0\text{V}$, $I_O = 0\text{A}$ (Note 14), HP-IN = 0V	11.5	20	mA (max)
		$V_{IN} = 0\text{V}$, $I_O = 0\text{A}$ (Note 14), HP-IN = 4V	5.8	6	mA (min)
I_{SD}	Shutdown Current	V_{DD} applied to the SHUTDOWN pin	0.7	2	μA (min)
V_{IH}	Headphone High Input Voltage			4	V (min)
V_{IL}	Headphone Low Input Voltage			0.8	V (max)

Electrical Characteristics for Bridged-Mode Operation (Notes 3, 11)

The following specifications apply for $V_{DD} = 5\text{V}$ unless otherwise specified. Limits apply for $T_A = 25^\circ\text{C}$.

Symbol	Parameter	Conditions	HWD2163		Units (Limits)
			Typical (Note 12)	Limit (Note 13)	
V_{OS}	Output Offset Voltage	$V_{IN} = 0\text{V}$	5	50	mV (max)
P_O	Output Power (Note 15)	THD+N = 1%, f = 1kHz (Note 16)			
		HWD2163IUP, $R_L = 3\Omega$	2.5		W
		HWD2163IVG _L , $R_L = 3\Omega$	2.5		W
		HWD2163IUP, $R_L = 4\Omega$	2.2		W
		HWD2163IVG _L , $R_L = 4\Omega$	2.2		W
		HWD2163, $R_L = 8\Omega$	1.1	1.0	W (min)
		THD+N = 10%, f = 1kHz (Note 16)			
		HWD2163IUP, $R_L = 3\Omega$	3.2		W
		HWD2163IVG _L , $R_L = 3\Omega$	3.2		W

Electrical Characteristics for Bridged-Mode Operation (Notes 3, 11) (Continued)

The following specifications apply for $V_{DD} = 5V$ unless otherwise specified. Limits apply for $T_A = 25^\circ C$.

Symbol	Parameter	Conditions	HWD2163		Units (Limits)
			Typical (Note 12)	Limit (Note 13)	
		HWD2163IUP, $R_L = 4\Omega$	2.7		W
		HWD2163IVG _L , $R_L = 4\Omega$	2.7		W
		HWD2163, $R_L = 8\Omega$	1.5		W
		THD+N = 1%, $f = 1kHz$, $R_L = 32\Omega$	0.34		W
THD+N	Total Harmonic Distortion+Noise	$20Hz \leq f \leq 20kHz$, $A_{VD} = 2$ HWD2163IUP, $R_L = 4\Omega$, $P_O = 2W$ HWD2163IVG _L , $R_L = 4\Omega$, $P_O = 2W$ HWD2163, $R_L = 8\Omega$, $P_O = 1W$	0.3	0.3	%
PSRR	Power Supply Rejection Ratio	$V_{DD} = 5V$, $V_{RIPPLE} = 200mV_{RMS}$, $R_L = 8\Omega$, $C_B = 1.0\mu F$	67		dB
X _{TALK}	Channel Separation	$f = 1kHz$, $C_B = 1.0\mu F$	90		dB
SNR	Signal To Noise Ratio	$V_{DD} = 5V$, $P_O = 1.1W$, $R_L = 8\Omega$	98		dB

Electrical Characteristics for Single-Ended Operation (Notes 3, 4)

The following specifications apply for $V_{DD} = 5V$ unless otherwise specified. Limits apply for $T_A = 25^\circ C$.

Symbol	Parameter	Conditions	HWD2163		Units (Limits)
			Typical (Note 12)	Limit (Note 13)	
V _{OS}	Output Offset Voltage	$V_{IN} = 0V$	5	50	mV (max)
P _O	Output Power	THD+N = 0.5%, $f = 1kHz$, $R_L = 32\Omega$	85	75	mW (min)
		THD+N = 1%, $f = 1kHz$, $R_L = 8\Omega$	340		mW
		THD+N = 10%, $f = 1kHz$, $R_L = 8\Omega$	440		mW
THD+N	Total Harmonic Distortion+Noise	$A_V = -1$, $P_O = 75mW$, $20Hz \leq f \leq 20kHz$, $R_L = 32\Omega$	0.2		%
PSRR	Power Supply Rejection Ratio	$C_B = 1.0\mu F$, $V_{RIPPLE} = 200mV_{RMS}$, $f = 1kHz$	52		dB
X _{TALK}	Channel Separation	$f = 1kHz$, $C_B = 1.0\mu F$	60		dB
SNR	Signal To Noise Ratio	$V_{DD} = 5V$, $P_O = 340mW$, $R_L = 8\Omega$	95		dB

Note 3: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

Note 4: The maximum power dissipation is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature T_A and must be derated at elevated temperatures. The maximum allowable power dissipation is $P_{DMAX} = (T_{JMAX} - T_A)/\theta_{JA}$. For the HWD2163, $T_{JMAX} = 150^\circ C$. For the θ_{JAs} for different packages, please see the Application Information section or the Absolute Maximum Ratings section.

Note 5: Human body model, 100 pF discharged through a 1.5k Ω resistor.

Note 6: Machine model, 220pF – 240pF discharged through all pins.

Note 7: The given θ_{JA} is for an HWD2163 packaged in an MXA20A with the exposed-DAP soldered to an exposed 2in² area of 1oz printed circuit board copper.

Note 8: The given θ_{JA} is for an HWD2163 packaged in an MXA20A with the exposed-DAP soldered to an exposed 1in² area of 1oz printed circuit board copper.

Note 9: The given θ_{JA} is for an HWD2163 packaged in an MXA20A with the exposed-DAP not soldered to printed circuit board copper.

Note 10: The given θ_{JA} is for an HWD2163 packaged in an LQA24A with the exposed-DAP soldered to an exposed 2in² area of 1oz printed circuit board copper.

Note 11: All voltages are measured with respect to the ground (GND) pins unless otherwise specified.

Note 12: Typicals are measured at 25°C and represent the parametric norm.

Note 13: Limits are guaranteed to CSMSC's AOQL (Average Outgoing Quality Level).

Note 14: The quiescent power supply current depends on the offset voltage when a practical load is connected to the amplifier.


Note 15: Output power is measured at the device terminals.

Note 16: When driving 3 Ω or 4 Ω and operating on a 5V supply, the HWD2163IVG and HWD2163IUP must be mounted to the circuit board that has a minimum of 2.5in² of exposed, uninterrupted copper area connected to the LLP package's exposed DAP.


Typical Performance Characteristics

IAP Specific Characteristics


HWD2163IAP
THD+N vs Output Power




HWD2163IAP
THD+N vs Frequency




HWD2163IAP
THD+N vs Output Power




HWD2163IAP
THD+N vs Frequency



HWD2163IAP
Power Dissipation vs Power Output




HWD2163IAP
Power Derating Curve



Typical Performance Characteristics

IAP Specific Characteristics (Continued)

HWD2163IAP (Note 17)
Power Derating Curve



Note 17: This curve shows the HWD2163IAP's thermal dissipation ability at different ambient temperatures given these conditions:

500LFPM + JEDEC board: The part is soldered to a 1S2P 20-lead exposed-DAP TSSOP test board with 500 linear feet per minute of forced-air flow across it. **Board information** - copper dimensions: 74x74mm, copper coverage: 100% (buried layer) and 12% (top/bottom layers), 16 vias under the exposed-DAP.


500LFPM + 2.5in²: The part is soldered to a 2.5in², 1 oz. copper plane with 500 linear feet per minute of forced-air flow across it.

2.5in²: The part is soldered to a 2.5in², 1oz. copper plane.


Not Attached: The part is not soldered down and is not forced-air cooled.

Non-IAP Specific Characteristics


THD+N vs Frequency




THD+N vs Frequency



THD+N vs Frequency




THD+N vs Output Power




Non-IAP Specific Characteristics (Continued)


THD+N vs Output Power




THD+N vs Output Power




THD+N vs Output Power




THD+N vs Frequency



THD+N vs Output Power




THD+N vs Frequency




Non-IAP Specific Characteristics (Continued)


Output Power vs Load Resistance




Power Dissipation vs Supply Voltage




Output Power vs Supply Voltage




Output Power vs Supply Voltage



Output Power vs Supply Voltage




Output Power vs Load Resistance




Non-IAP Specific Characteristics (Continued)


Output Power vs Load Resistance




Power Dissipation vs Output Power




Dropout Voltage vs Supply Voltage




Power Derating Curve



Power Dissipation vs Output Power




Noise Floor




Non-IAP Specific Characteristics (Continued)


Channel Separation




Channel Separation




Power Supply Rejection Ratio



Open Loop Frequency Response



Supply Current vs Supply Voltage



External Components Description

(Refer to Figure 1.)

Components	Functional Description
1. R_i	The Inverting input resistance, along with R_f , set the closed-loop gain. R_i , along with C_i , form a high pass filter with $f_c = 1/(2\pi R_i C_i)$.
2. C_i	The input coupling capacitor blocks DC voltage at the amplifier's input terminals. C_i , along with R_i , create a highpass filter with $f_c = 1/(2\pi R_i C_i)$. Refer to the section, SELECTING PROPER EXTERNAL COMPONENTS , for an explanation of determining the value of C_i .
3. R_f	The feedback resistance, along with R_i , set the closed-loop gain.
4. C_s	The supply bypass capacitor. Refer to the POWER SUPPLY BYPASSING section for information about properly placing, and selecting the value of, this capacitor.
5. C_B	The capacitor, C_B , filters the half-supply voltage present on the BYPASS pin. Refer to the SELECTING PROPER EXTERNAL COMPONENTS section for information concerning proper placement and selecting C_B 's value.

Application Information

EXPOSED-DAP PACKAGE PCB MOUNTING CONSIDERATIONS

The HWD2163's exposed-DAP (die attach paddle) packages (IAP and IVG) provide a low thermal resistance between the die and the PCB to which the part is mounted and soldered. This allows rapid heat transfer from the die to the surrounding PCB copper traces, ground plane and, finally, surrounding air. The result is a low voltage audio power amplifier that produces 2.2W at $\leq 1\%$ THD with a 4 Ω load. This high power is achieved through careful consideration of necessary thermal design. Failing to optimize thermal design may compromise the HWD2163's high power performance and activate unwanted, though necessary, thermal shutdown protection.

The IAP and IVG packages must have their DAPs soldered to a copper pad on the PCB. The DAP's PCB copper pad is connected to a large plane of continuous unbroken copper. This plane forms a thermal mass and heat sink and radiation area. Place the heat sink area on either outside plane in the case of a two-sided PCB, or on an inner layer of a board with more than two layers. Connect the DAP copper pad to the inner layer or backside copper heat sink area with 32(4x8) (IAP) or 6(3x2) (IVG) vias. The via diameter should be 0.012in - 0.013in with a 1.27mm pitch. Ensure efficient thermal conductivity by plating-through and solder-filling the vias.

Best thermal performance is achieved with the largest practical copper heat sink area. If the heatsink and amplifier share the same PCB layer, a nominal 2.5in² (min) area is necessary for 5V operation with a 4 Ω load. Heatsink areas not placed on the same PCB layer as the HWD2163 should be 5in² (min) for the same supply voltage and load resistance. The last two area recommendations apply for 25 $^{\circ}$ c ambient temperature. Increase the area to compensate for ambient temperatures above 25 $^{\circ}$ c. In systems using cooling fans, the HWD2163IUP can take advantage of forced air cooling. With an air flow rate of 450 linear-feet per minute and a 2.5in² exposed copper or 5.0in² inner layer copper plane heatsink, the HWD2163IUP can continuously drive a 3 Ω load to full power. The HWD2163IVG achieves the same output power


level without forced air cooling. In all circumstances and conditions, the junction temperature must be held below 150 $^{\circ}$ C to prevent activating the HWD2163's thermal shutdown protection. The HWD2163's power de-rating curve in the **Typical Performance Characteristics** shows the maximum power dissipation versus temperature. Example PCB layouts for the exposed-DAP TSSOP and LLP packages are shown in the **Demonstration Board Layout** section. Further detailed and specific information concerning PCB layout, fabrication, and mounting an LLP package is available from CSMSC Semiconductor's package Engineering Group. When contacting them, ask for "Preliminary Application Note for the Assembly of the LLP Package on a Printed Circuit Board, Revision A dated 7/14/00."

PCB LAYOUT AND SUPPLY REGULATION CONSIDERATIONS FOR DRIVING 3 Ω AND 4 Ω LOADS

Power dissipated by a load is a function of the voltage swing across the load and the load's impedance. As load impedance decreases, load dissipation becomes increasingly dependent on the interconnect (PCB trace and wire) resistance between the amplifier output pins and the load's connections. Residual trace resistance causes a voltage drop, which results in power dissipated in the trace and not in the load as desired. For example, 0.1 Ω trace resistance reduces the output power dissipated by a 4 Ω load from 2.1W to 2.0W. This problem of decreased load dissipation is exacerbated as load impedance decreases. Therefore, to maintain the highest load dissipation and widest output voltage swing, PCB traces that connect the output pins to a load must be as wide as possible.

Poor power supply regulation adversely affects maximum output power. A poorly regulated supply's output voltage decreases with increasing load current. Reduced supply voltage causes decreased headroom, output signal clipping, and reduced output power. Even with tightly regulated supplies, trace resistance creates the same effects as poor supply regulation. Therefore, making the power supply traces as wide as possible helps maintain full output voltage swing.

Application Information (Continued)



* Refer to the section Proper Selection of External Components, for a detailed discussion of C_B size.

FIGURE 1. Typical Audio Amplifier Application Circuit
Pin out shown for DIP and SO packages. Refer to the Connection Diagrams for the pinout of the TSSOP, Exposed-DAP TSSOP, and Exposed-DAP LLP packages.

BRIDGE CONFIGURATION EXPLANATION

As shown in *Figure 1*, the HWD2163 consists of two pairs of operational amplifiers, forming a two-channel (channel A and channel B) stereo amplifier. (Though the following discusses channel A, it applies equally to channel B.) External resistors R_f and R_i set the closed-loop gain of Amp1A, whereas two internal 20kΩ resistors set Amp2A's gain at -1. The HWD2163 drives a load, such as a speaker, connected between the two amplifier outputs, -OUTA and +OUTA.

Figure 1 shows that Amp1A's output serves as Amp2A's input. This results in both amplifiers producing signals identical in magnitude, but 180° out of phase. Taking advantage of this phase difference, a load is placed between -OUTA and +OUTA and driven differentially (commonly referred to as "bridge mode"). This results in a differential gain of

$$A_{VD} = 2 \times (R_f / R_i) \quad (1)$$

Bridge mode amplifiers are different from single-ended amplifiers that drive loads connected between a single amplifier's output and ground. For a given supply voltage, bridge mode has a distinct advantage over the single-ended configuration: its differential output doubles the voltage swing across the load. This produces four times the output power when compared to a single-ended amplifier under the same conditions. This increase in attainable output power assumes that the amplifier is not current limited or that the output signal is not clipped. To ensure minimum output signal clipping when choosing an amplifier's closed-loop gain, refer to the **Audio Power Amplifier Design** section.

Another advantage of the differential bridge output is no net DC voltage across the load. This is accomplished by biasing channel A's and channel B's outputs at half-supply. This eliminates the coupling capacitor that single supply, single-ended amplifiers require. Eliminating an output coupling capacitor in a single-ended configuration forces a single-supply amplifier's half-supply bias voltage across the load. This increases internal IC power dissipation and may permanently damage loads such as speakers.

POWER DISSIPATION

Power dissipation is a major concern when designing a successful single-ended or bridged amplifier. Equation (2) states the maximum power dissipation point for a single-ended amplifier operating at a given supply voltage and driving a specified output load

$$P_{DMAX} = (V_{DD})^2 / (2\pi^2 R_L) \text{ Single-Ended} \quad (2)$$

However, a direct consequence of the increased power delivered to the load by a bridge amplifier is higher internal power dissipation for the same conditions.

The HWD2163 has two operational amplifiers per channel. The maximum internal power dissipation per channel operating in the bridge mode is four times that of a single-ended amplifier. From Equation (3), assuming a 5V power supply and an 4Ω load, the maximum single channel power dissipation is 1.27W or 2.54W for stereo operation.

$$P_{DMAX} = 4 \times (V_{DD})^2 / (2\pi^2 R_L) \text{ Bridge Mode} \quad (3)$$

The LM4973's power dissipation is twice that given by Equation (2) or Equation (3) when operating in the single-ended

Application Information (Continued)

mode or bridge mode, respectively. Twice the maximum power dissipation point given by Equation (3) must not exceed the power dissipation given by Equation (4):

$$P_{\text{DMAX}}' = (T_{\text{JMAX}} - T_{\text{A}}) / \theta_{\text{JA}} \quad (4)$$

The HWD2163's $T_{\text{JMAX}} = 150^{\circ}\text{C}$. In the IVG (LLP) package soldered to a DAP pad that expands to a copper area of 5in^2 on a PCB, the HWD2163's θ_{JA} is 20°C/W . In the IAP package soldered to a DAP pad that expands to a copper area of 2in^2 on a PCB, the HWD2163's θ_{JA} is 41°C/W . At any given ambient temperature T_{JA} , use Equation (4) to find the maximum internal power dissipation supported by the IC packaging. Rearranging Equation (4) and substituting P_{DMAX} for P_{DMAX}' results in Equation (5). This equation gives the maximum ambient temperature that still allows maximum stereo power dissipation without violating the HWD2163's maximum junction temperature.

$$T_{\text{A}} = T_{\text{JMAX}} - 2 \times P_{\text{DMAX}} \theta_{\text{JA}} \quad (5)$$

For a typical application with a 5V power supply and an 4Ω load, the maximum ambient temperature that allows maximum stereo power dissipation without exceeding the maximum junction temperature is approximately 99°C for the LLP package and 45°C for the IAP package.

$$T_{\text{JMAX}} = P_{\text{DMAX}} \theta_{\text{JA}} + T_{\text{A}} \quad (6)$$

Equation (6) gives the maximum junction temperature T_{JMAX} . If the result violates the HWD2163's 150°C , reduce the maximum junction temperature by reducing the power supply voltage or increasing the load resistance. Further allowance should be made for increased ambient temperatures.

The above examples assume that a device is a surface mount part operating around the maximum power dissipation point. Since internal power dissipation is a function of output power, higher ambient temperatures are allowed as output power or duty cycle decreases.

If the result of Equation (2) is greater than that of Equation (3), then decrease the supply voltage, increase the load impedance, or reduce the ambient temperature. If these measures are insufficient, a heat sink can be added to reduce θ_{JA} . The heat sink can be created using additional copper area around the package, with connections to the ground pin(s), supply pin and amplifier output pins. External, solder attached SMT heatsinks such as the Thermalloy 7106D can also improve power dissipation. When adding a heat sink, the θ_{JA} is the sum of θ_{JC} , θ_{CS} , and θ_{SA} . (θ_{JC} is the junction-to-case thermal impedance, θ_{CS} is the case-to-sink thermal impedance, and θ_{SA} is the sink-to-ambient thermal impedance.) Refer to the Typical Performance Characteristics curves for power dissipation information at lower output power levels.

POWER SUPPLY BYPASSING

As with any power amplifier, proper supply bypassing is critical for low noise performance and high power supply rejection. Applications that employ a 5V regulator typically use a $10\mu\text{F}$ in parallel with a $0.1\mu\text{F}$ filter capacitors to stabilize the regulator's output, reduce noise on the supply line, and improve the supply's transient response. However, their presence does not eliminate the need for a local $1.0\mu\text{F}$ tantalum bypass capacitance connected between the HWD2163's supply pins and ground. Do not substitute a ceramic capacitor for the tantalum. Doing so may cause oscillation in the output signal. Keep the length of leads and traces that connect capacitors between the HWD2163's power supply pin and ground as short as possible. Connecting a

$1\mu\text{F}$ capacitor, C_{B} , between the BYPASS pin and ground improves the internal bias voltage's stability and improves the amplifier's PSRR. The PSRR improvements increase as the bypass pin capacitor value increases. Too large, however, increases turn-on time and can compromise amplifier's click and pop performance. The selection of bypass capacitor values, especially C_{B} , depends on desired PSRR requirements, click and pop performance (as explained in the section, **Proper Selection of External Components**), system cost, and size constraints.

MICRO-POWER SHUTDOWN

The voltage applied to the SHUTDOWN pin controls the HWD2163's shutdown function. Activate micro-power shutdown by applying V_{DD} to the SHUTDOWN pin. When active, the HWD2163's micro-power shutdown feature turns off the amplifier's bias circuitry, reducing the supply current. The logic threshold is typically $V_{\text{DD}}/2$. The low $0.7\mu\text{A}$ typical shutdown current is achieved by applying a voltage that is as near as V_{DD} as possible to the SHUTDOWN pin. A voltage that is less than V_{DD} may increase the shutdown current.

There are a few ways to control the micro-power shutdown. These include using a single-pole, single-throw switch, a microprocessor, or a microcontroller. When using a switch, connect an external $10\text{k}\Omega$ pull-up resistor between the SHUTDOWN pin and V_{DD} . Connect the switch between the SHUTDOWN pin and ground. Select normal amplifier operation by closing the switch. Opening the switch connects the SHUTDOWN pin to V_{DD} through the pull-up resistor, activating micro-power shutdown. The switch and resistor guarantee that the SHUTDOWN pin will not float. This prevents unwanted state changes. In a system with a microprocessor or a microcontroller, use a digital output to apply the control voltage to the SHUTDOWN pin. Driving the SHUTDOWN pin with active circuitry eliminates the pull up resistor.

TABLE 1. Logic level truth table for SHUTDOWN and HP-IN Operation

SHUTDOWN	HP-IN PIN	OPERATIONAL MODE
Low	logic Low	Bridged amplifiers
Low	logic High	Single-Ended amplifiers
High	logic Low	Micro-power Shutdown
High	logic High	Micro-power Shutdown

HP-IN FUNCTION


Applying a voltage between 4V and V_{DD} to the HWD2163's HP-IN headphone control pin turns off Amp2A and Amp2B, muting a bridged-connected load. Quiescent current consumption is reduced when the IC is in this single-ended mode.

Figure 2 shows the implementation of the HWD2163's headphone control function. With no headphones connected to the headphone jack, the R1-R2 voltage divider sets the voltage applied to the HP-IN pin (pin 16) at approximately 50mV. This 50mV enables Amp1B and Amp2B, placing the HWD2163's in bridged mode operation. The output coupling capacitor blocks the amplifier's half-supply DC voltage, protecting the headphones.

While the HWD2163 operates in bridged mode, the DC potential across the load is essentially 0V. The HP-IN threshold is set at 4V. Therefore, even in an ideal situation, the output swing cannot cause a false single-ended trigger. Connecting headphones to the headphone jack disconnects the head-

Application Information (Continued)

phone jack contact pin from -OUTA and allows R1 to pull the HP Sense pin up to V_{DD} . This enables the headphone function, turns off Amp2A and Amp2B, and mutes the bridged speaker. The amplifier then drives the headphones, whose impedance is in parallel with resistor R2 and R3. These resistors have negligible effect on the HWD2163's output drive capability since the typical impedance of headphones is 32Ω .



01288124

FIGURE 2. Headphone Circuit

Figure 2 also shows the suggested headphone jack electrical connections. The jack is designed to mate with a three-wire plug. The plug's tip and ring should each carry one of the two stereo output signals, whereas the sleeve should carry the ground return. A headphone jack with one control pin contact is sufficient to drive the HP-IN pin when connecting headphones.

A microprocessor or a switch can replace the headphone jack contact pin. When a microprocessor or switch applies a voltage greater than 4V to the HP-IN pin, a bridge-connected speaker is muted and Amp1A and Amp2A drive a pair of headphones.

SELECTING PROPER EXTERNAL COMPONENTS

Optimizing the HWD2163's performance requires properly selecting external components. Though the HWD2163 operates well when using external components with wide tolerances, best performance is achieved by optimizing component values.

The HWD2163 is unity-gain stable, giving a designer maximum design flexibility. The gain should be set to no more than a given application requires. This allows the amplifier to achieve minimum THD+N and maximum signal-to-noise ratio. These parameters are compromised as the closed-loop gain increases. However, low gain demands input signals with greater voltage swings to achieve maximum output power. Fortunately, many signal sources such as audio CODECs have outputs of $1V_{RMS}$ ($2.83V_{P-P}$). Please refer to the **Audio Power Amplifier Design** section for more information on selecting the proper gain.

Input Capacitor Value Selection

Amplifying the lowest audio frequencies requires high value input coupling capacitor (C_i in Figure 1). A high value capacitor can be expensive and may compromise space efficiency in portable designs. In many cases, however, the speakers used in portable systems, whether internal or external, have little ability to reproduce signals below 150Hz. Applications using speakers with this limited frequency response reap little improvement by using large input capacitor.

Besides effecting system cost and size, C_i has an affect on the HWD2163's click and pop performance. When the supply voltage is first applied, a transient (pop) is created as the charge on the input capacitor changes from zero to a quiescent state. The magnitude of the pop is directly proportional to the input capacitor's size. Higher value capacitors need more time to reach a quiescent DC voltage (usually $V_{DD}/2$) when charged with a fixed current. The amplifier's output charges the input capacitor through the feedback resistor, R_f . Thus, pops can be minimized by selecting an input capacitor value that is no higher than necessary to meet the desired -3dB frequency.

As shown in Figure 1, the input resistor (R_i) and the input capacitor, C_i produce a -3dB high pass filter cutoff frequency that is found using Equation (7).

$$f_{-3\text{ dB}} = \frac{1}{2\pi R_i C_i} \quad (7)$$

As an example when using a speaker with a low frequency limit of 150Hz, C_i , using Equation (4), is $0.063\mu\text{F}$. The $1.0\mu\text{F}$ C_i shown in Figure 1 allows the HWD2163 to drive high efficiency, full range speaker whose response extends below 30Hz.

Bypass Capacitor Value Selection

Besides minimizing the input capacitor size, careful consideration should be paid to value of C_B , the capacitor connected to the BYPASS pin. Since C_B determines how fast the HWD2163 settles to quiescent operation, its value is critical when minimizing turn-on pops. The slower the HWD2163's outputs ramp to their quiescent DC voltage (nominally $1/2 V_{DD}$), the smaller the turn-on pop. Choosing C_B equal to $1.0\mu\text{F}$ along with a small value of C_i (in the range of $0.1\mu\text{F}$ to $0.39\mu\text{F}$), produces a click-less and pop-less shutdown function. As discussed above, choosing C_i no larger than necessary for the desired bandwidth helps minimize clicks and pops.

OPTIMIZING CLICK AND POP REDUCTION PERFORMANCE

The HWD2163 contains circuitry to minimize turn-on and shutdown transients or "clicks and pop". For this discussion, turn-on refers to either applying the power supply voltage or when the shutdown mode is deactivated. While the power supply is ramping to its final value, the HWD2163's internal amplifiers are configured as unity gain buffers. An internal current source changes the voltage of the BYPASS pin in a controlled, linear manner. Ideally, the input and outputs track the voltage applied to the BYPASS pin. The gain of the internal amplifiers remains unity until the voltage on the bypass pin reaches $1/2 V_{DD}$. As soon as the voltage on the BYPASS pin is stable, the device becomes fully operational. Although the bypass pin current cannot be modified, changing the size of C_B alters the device's turn-on time and the magnitude of "clicks and pops". Increasing the value of C_B reduces the magnitude of turn-on pops. However, this pre-

Application Information (Continued)

sents a tradeoff: as the size of C_B increases, the turn-on time increases. There is a linear relationship between the size of C_B and the turn-on time. Here are some typical turn-on times for various values of C_B :

C_B	T_{ON}
0.01 μ F	20 ms
0.1 μ F	200 ms
0.22 μ F	440 ms
0.47 μ F	940 ms
1.0 μ F	2 Sec

In order eliminate "clicks and pops", all capacitors must be discharged before turn-on. Rapidly switching V_{DD} may not allow the capacitors to fully discharge, which may cause "clicks and pops". In a single-ended configuration, the output is coupled to the load by C_{OUT} . This capacitor usually has a high value. C_{OUT} discharges through internal 20k Ω resistors. Depending on the size of C_{OUT} , the discharge time constant can be relatively large. To reduce transients in single-ended mode, an external 1k Ω - 5k Ω resistor can be placed in parallel with the internal 20k Ω resistor. The tradeoff for using this resistor is increased quiescent current.

NO LOAD STABILITY

The HWD2163 may exhibit low level oscillation when the load resistance is greater than 10k Ω . This oscillation only occurs as the output signal swings near the supply voltages. Prevent this oscillation by connecting a 5k Ω between the output pins and ground.

AUDIO POWER AMPLIFIER DESIGN

Audio Amplifier Design: Driving 1W into an 8 Ω Load

The following are the desired operational parameters:

Power Output:	1Wrms
Load Impedance:	8 Ω
Input Level:	1Vrms
Input Impedance:	20k Ω
Bandwidth:	100Hz–20 kHz \pm 0.25 dB

The design begins by specifying the minimum supply voltage necessary to obtain the specified output power. One way to find the minimum supply voltage is to use the Output Power vs Supply Voltage curve in the **Typical Performance Characteristics** section. Another way, using Equation (4), is to calculate the peak output voltage necessary to achieve the desired output power for a given load impedance. To account for the amplifier's dropout voltage, two additional voltages, based on the Dropout Voltage vs Supply Voltage in the **Typical Performance Characteristics** curves, must be added to the result obtained by Equation (8). The result in Equation (9).

$$V_{\text{peak}} = \sqrt{(2R_L P_O)} \quad (8)$$

$$V_{DD} \geq (V_{\text{OUTPEAK}} + (V_{\text{ODTOP}} + V_{\text{ODBOT}})) \quad (9)$$

The Output Power vs Supply Voltage graph for an 8 Ω load indicates a minimum supply voltage of 4.6V. This is easily met by the commonly used 5V supply voltage. The additional voltage creates the benefit of headroom, allowing the

HWD2163 to produce peak output power in excess of 1W without clipping or other audible distortion. The choice of supply voltage must also not create a situation that violates maximum power dissipation as explained above in the **Power Dissipation** section.

After satisfying the HWD2163's power dissipation requirements, the minimum differential gain is found using Equation (10).

$$A_{VD} \geq \sqrt{(P_{ORL})}/(V_{IN}) = V_{\text{orms}}/V_{\text{inrms}} \quad (10)$$

Thus, a minimum gain of 2.83 allows the HWD2163's to reach full output swing and maintain low noise and THD+N performance. For this example, let $A_{VD} = 3$.

The amplifier's overall gain is set using the input (R_i) and feedback (R_f) resistors. With the desired input impedance set at 20k Ω , the feedback resistor is found using Equation (11).

$$R_f/R_i = A_{VD}/2 \quad (11)$$

The value of R_f is 30k Ω .

The last step in this design example is setting the amplifier's -3dB frequency bandwidth. To achieve the desired ± 0.25 dB pass band magnitude variation limit, the low frequency response must extend to at least one-fifth the lower bandwidth limit and the high frequency response must extend to at least five times the upper bandwidth limit. The gain variation for both response limits is 0.17dB, well within the ± 0.25 dB desired limit. The results are an

$$f_L = 100\text{Hz}/5 = 20\text{Hz} \quad (12)$$

and an

$$F_H = 20\text{kHz} \times 5 = 100\text{kHz} \quad (13)$$

As mentioned in the **External Components** section, R_i and C_i create a highpass filter that sets the amplifier's lower bandpass frequency limit. Find the coupling capacitor's value using Equation (12).

$$C_i \geq \frac{1}{2\pi R_i f_c}$$

the result is

$$1/(2\pi * 20\text{k}\Omega * 20\text{Hz}) = 0.398\mu\text{F} \quad (14)$$

Use a 0.39 μ F capacitor, the closest standard value.

The product of the desired high frequency cutoff (100kHz in this example) and the differential gain, A_{VD} , determines the upper passband response limit. With $A_{VD} = 3$ and $f_H = 100\text{kHz}$, the closed-loop gain bandwidth product (GBWP) is 300kHz. This is less than the HWD2163's 3.5MHz GBWP. With this margin, the amplifier can be used in designs that require more differential gain while avoiding performance-restricting bandwidth limitations.

RECOMMENDED PRINTED CIRCUIT BOARD LAYOUT

Figures 3 through 6 show the recommended two-layer PC board layout that is optimized for the 20-pin IAP-packaged HWD2163 and associated external components. Figures 7 through 11 show the recommended four-layer PC board layout that is optimized for the 24-pin IVG-packaged HWD2163 and associated external components. These circuits are designed for use with an external 5V supply and 4 Ω speakers.

These circuit boards are easy to use. Apply 5V and ground to the board's V_{DD} and GND pads, respectively. Connect 4 Ω speakers between the board's -OUTA and +OUTA and OUTB and +OUTB pads.

Application Information (Continued)




FIGURE 3. IAP PC board layout: all layers superimposed




FIGURE 4. IAP PC board layout: Component-side Silkscreen




FIGURE 5. Recommended IAP PC board layout: Component-side layout




FIGURE 6. Recommended IAP PC board layout: bottom-side layout






FIGURE 7. Recommended IVG PC board layout: Component-side Silkscreen


Application Information




**FIGURE 8. Recommended IVG PC board layout:
Component-side layout**



**FIGURE 10. Recommended IVG PC board layout:
lower inner-layer layout**




**FIGURE 9. Recommended IVG PC board layout:
upper inner-layer layout**




**FIGURE 11. Recommended IVG PC board layout:
bottom-side layout**

Physical Dimensions inches (millimeters) unless otherwise noted





16-Lead (0.300" Wide) Molded Small Outline Package, JEDEC
Order Number HWD2163IAE





16-Lead (0.300" Wide) Molded Dual-In-Line Package
Order Number HWD2163IJE

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



LAND PATTERN RECOMMENDATION





DIMENSIONS ARE IN MILLIMETERS

DETAIL A TYPICAL


MTC20 (Rev E)

**20-Lead Molded PKG, TSSOP, JEDEC, 4.4mm BODY WIDTH
Order Number HWD2163IUP**





RECOMMENDED LAND PATTERN

**DIMENSIONS ARE IN MILLIMETERS
DIMENSIONS IN () FOR REFERENCE ONLY**




DETAIL A TYPICAL




MXA20A (Rev B)

**20-Lead Molded TSSOP, Exposed Pad, 6.5x4.4x0.9mm
Order Number HWD2163IUP**




Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



RECOMMENDED LAND PATTERN
1:1 RATIO WITH Pkg SOLDER PADS



DIMENSIONS ARE IN MILLIMETERS
DIMENSIONS IN () FOR REFERENCE ONLY



LQA24A (Rev B)

24-Lead Molded pkg, Leadframe Package LLP
Order Number HWD2163IVG

Chengdu Sino Microelectronics System Co., Ltd

([Http://www.csmsc.com](http://www.csmsc.com))



Headquarters of CSMSC:

Address: 2nd floor, Building D,
Science & Technology
Industrial Park, 11 Gaopeng
Avenue, Chengdu High-Tech
Zone, Chengdu City, Sichuan
Province, P. R. China

PC: 610041

Tel: +86-28-8517-7737

Fax: +86-28-8517-5097

Beijing Office:

Address: Room 505, No. 6 Building,
Zijin Garden, 68 Wanquanhe
Rd., Haidian District,
Beijing, P. R. China

PC: 100000

Tel: +86-10-8265-8662

Fax: +86-10-8265-86

Shenzhen Office:

Address: Room 1015, Building B,
Zhongshen Garden,
Caitian Rd, Futian District,
Shenzhen, P. R. China

PC: 518000

Tel : +86-775-8299-5149

+86-775-8299-5147

+86-775-8299-6144

Fax: +86-775-8299-6142