SHEN ZHEN QiuTianShiJia ELECTRONICS CO.,LTD

SPECIFICATIONS FOR LIQUID CRYSTAL DISPLAY MODULE

Approved	Checked	Department	
		childre	
CUSTOMER:			
MODEL NO.:		DATE:	
Approved	Checked	Department	
		<u> </u>	
TE OCT.1.2001			Technica Specificati

CONTENTS

I. General Specification	(3-6)
II. The Characteristics and Reliability Test	(7-8)
III. The LCD Measuring Method and Equipment	(9-11)
IV. Standard Specifications for Product Quality	(12-13)
V . Instruction System and Description of Details	(19-26)

DATE OCT.1.2001		TECHNICAL SPECIFICATION
LCM	HY-2002A-201	Page 2 of 26

I.General Specifications

1. General

The YUSUNG dot matrix LCD module consist of the liquid crystal display C-MOS driver and C-MOS LSI controller. the module utilizes 5*7 dot matrix characters to provide full alphanumeric capability. All control, refresh and display functions are executed by a dedicated on-board controller. the module is capable of displaying the full 160-character JIS font set .data interfacing is via the 4-bit or 8-bit bi-directional data bus by using of simple control commands the data can be selective written to the data register.

- 2. Features
- A. Built-In Controller LSI.
- B. 5*7 Dot Matrix With Cursor.
- C. Micro-Processor Compatible Data-Bus Interface(4-Bit Or 8-Bit).
- D. Character Generator ROM Built-In

5*8 Dot : -----208 Character Fonts


5*10 Dot : ------32 Character Fonts

E. Character Generator RAM------Customer Rewritable

5*8 Font:8 Characters

- F. Powerful Control Command
 - (1) Display Clear
 - (2) Return Home
 - (3) Cursor Preset
 - (4) Cursor On/Off Or Cursor Blinking
 - (5) Cursor Display Shift
 - (6) Display Shift
 - (7) Display On/Off Control
 - (8) Display Data Read/Write
- G. Low power consumption 5.0v power supply

DATE OCT.1.2001		TECHNICAL SPECIFICATION
LCM	HY-2002A-201	Page 3 of 26




4. Timing Characteristics:

Write Operation and Read Operation

Item	Symbol	Min.	Тур.	Max.	Unit
Enable Cycle Time	T _{CYCLE}	500			nS
Enable Pulse Width	P _{WEH}	220			nS
Enable Rise & Fall Time	T _{ER} , T _{EF}			25	nS
Address Set-Up Time	T _{AS}	40			nS
Address Hold Time	Т _{АН}	10			nS
Data Set-Up Time	T _{DSW}	60			nS
Data Hold Time	Тн	10			nS

lt e vez	Or mark of	N dia		Maria	1.1
Item	Symbol	Min.	Тур.	Max.	Unit
Enable Cycle Time	T _{CYCLE}	500	l V¢		nS
Enable Pulse Width	P _{WEH}	220			nS
Enable Rise & Fall Time	T _{ER} , T _{EF}			25	nS
Address Set-Up Time	T _{AS}	40			nS
Address Hold Time	Тан	10			nS
Data Set-Up Time	T _{DSW}	-		120	nS
Data Hold Time	Тн	20			nS

DATE OCT.1.2001		TECHNICAL SPECIFICATION
LCM	HY-2002A-201	Page 5 of 26



II.The Characteristics and The Reliability Test

1.Electro-Optic Characteristics:

Condition: TEMP=(21 ± 3) [®]C HUM=(70 ± 5)%RH


	V _{DD} : 5.0V		F _{OSC} : 2	270KHZ				
N O	Item		Symbol	Min.	Тур.	Max.	Unit	Remarks
1	Operating Volt	age	Vop		5.0		V	
2	Current Consu	Imption	ls		1.30		mA	
3	Response Time	e	Ton		150		ms	
			Toff		120		ms	
4	Contrast		CR	3				
5	Viewing	12H	θ1		15			
		6H	θ2		45		Deg.	
	(CR≥3.0)	3H	θ3		50	A 0		
		9H	θ4		50			
6	Threshold Volt	age	Vth		1.14		V	
7	Backlight Curr Consumption	ent	LED		225		mA	


DATE OCT.1.2001		TECHNICAL SPECIFICATION
LCM	HY-2002A-201	Page 7 of 26


2.Reliability Test

No	Items	Test Condition		Test Result
1	High Temp Storage	Temp:70±2°C Time:96h Restore:24h		Passed
2	Low Temp Storage	Temp:-20±3℃ Time:96h Restore:24h		Passed
3	High Temp Static drive	Temp:50±2℃ Vop:5V Time:96h Restore:24h	4	Passed
4	Low Temp Static drive	Temp:0±3°C Vop:5V Time:96h Restore:24h		Passed
5	High Temp High Hum Storage	Temp:40±2°C Hum:95%Rh Time:96h Restore:24h		Passed
6	Thermal Shock	Temp:(°C) 70 25 -20 30 5 30 5 5 Cycles Restore:24h		Passed

DATE OCT.1.2001		TECHNICAL SPECIFICATION
LCM	HY-2002A-201	Page 8 of 26







ICM	HY-2002A-201	F
TE OCT.1.2001		S

IV.Standard Specifications for Product Quality

1. Manner of Test::

1.1.The Test Must Be Under 40w Flourescent Light, And The Distance Of View Must Be At 30cm.

1.2. The Test Direction Is Based On Around 15° - 45° Of Vertical Line.

2. Definition Of Defects

2.1 Major Defects

A:Non-Display

B:Segment Missing

C:Over Current


D:Segment Short


E:Sealant Dishardexn

F:Wrong Polarizer Direction

2.2 Interface Circuit and Drive Programe on LCM of character series.

A. Interface circuit:





B.Drive programme for testing LCM of character series.

DATE OCT.1.2001		TECHNICAL SPECIFICATION
LCM	HY-2002A-201	Page 12 of 26

ORG	0000H	
AJMP	MAIN	
ORG	0300H	
DB	58H,58H,58H,58H,58H,58H,58H,58H,	
DB	58H,58H,58H,58H,58H,58H,58H,	
ORG	0350Н	
DB	2AH,59H,55H,53H,55H,4EH,47H,2AH,	
DB	45H,4CH,45H,43H,2EH,4CH,54H,44H,	
DB	2AH,44H,4FH,54H,2AH,4DH,41H,54H,	
DB	52H,49H,58H,2AH,4CH,43H,44H,2AH,	
DB	4BH,65H,5AH,6FH,6EH,48H,75H,69H,	
DB	2AH,59H,55H,53H,55H,4EH,47H,2AH,	
DB	45H,4CH,45H,43H,2EH,4CH,54H,44H,	
DB	2AH,44H,4FH,54H,2AH,4DH,41H,54H,	
DB	52H,49H,58H,2AH,4CH,43H,44H,2AH,	
DB	4BH,65H,5AH,6FH,6EH,48H,75H,69H,	
DB	2AH,2AH,2AH,2AH,2AH,2AH,2AH,2AH,	
DB	44H,4FH,54H,20H,4DH,41H,54H,52H,	
DB	49H,58H,20H,4CH,49H,51H,55H,49H,	
DB	44H,20H,43H,52H,59H,53H,54H,41H,	
DB	4CH,20H,44H,49H,53H,50H,4CH,41H,	
DB	59H,20H,4DH,4FH,55H,44H,4CH,45H,	
DB	2AH,2AH,2AH,2AH,2AH,2AH,2AH,	
DB	2AH,2AH,2AH,2AH,2AH,2AH,2AH,2AH,	
DA	TE OCT.1.2001	TECHNICAL SPECIFICATION
	LCM HY-2002A-20	Page 13 of 26

DB 54H	H,4DH,0B0H,44H,4DH,43H,34H,30H,		
DB 32H	Н,2АН,2АН,2АН,2АН,2АН,2АН,2АН,		
DB 2A	Н,2АН,2АН,2АН,2АН,2АН,2АН,2АН,		
DB 2A	Н,2АН,2АН,2АН,2АН,2АН,2АН,2АН,		
MAIN:			
MOV SP,	#60H ;Initial for the first display		
MOV P1,	#38H ;set function		
LCALL WI	NST		
MOV P1,	#0EH ;set display on/off control		
LCALL WI	NST		
MOV P1,	#06H ;set Entry mode		
LCALL WI	NST		
MOV P1, #	clear display,write code 20h into	all DDRAM	
LCALL WI	NST		
LCALL DEI	LAY1		
MOV DP	ГR, #0300H		
MOV R0,	#28H ;Set Pointer		
MOV R2,	#00H		
MOV A, a	#00H		
MOV P1,	#80H ;set DDRAM address 0000h		
LCALL WI	NST		
LOOP1:			
MOVC A,	@A+DPTR		
MOV P1,	Α		
LCALL WD	ATA		
INC R2			
MOV A, I	22		
DJNZ R0,	LOOP1		
MOV DP	TR, #0328H		
MOV R0,	#28H		
MOV R2,	#00H		
DATE OC.	Г.1.2001		TECHNICAL SPECIFICATION
LC		HY-2002A-201	Daga 14 af 26
	VI	111-2002A-201	Page 14 of 26

		I
MOV A, #00H		
MOV P1, #0C0H		
LCALL WINST		
LOOP2:		
MOVC A, @A+DPTR		
MOV P1, A		
LCALL WDATA		
INC R2 MOV A, R2		
MOV A, R2 DJNZ R0, LOOP2 ;The first display is over		
LCALL DELAY2 ;paused about 5ms		
DELATZ ,paused about 5ms		
MOV SP, #60H ;initial for the second display		
MOV P1, #38H		
LCALL WINST		
MOV P1, #0EH		
LCALL WINST		
MOV P1, #06H		
LCALL WINST		
MOV P1, #01H		
LCALL WINST		
LCALL DELAY1		
MOV DPTR, #0350H ;ready for the first line disp	lay	
MOV R0, #28H		
MOV R2, #00H		
MOV A, #00H		
MOV P1, #80H		
LCALL WINST		
LOOP3:		
MOVC A, @A+DPTR		
MOV P1, A		
LCALL WDATA		
		TECHNICAL
DATE OCT.1.2001		SPECIFICATION
LCM	HY-2002A-201	Page 15 of 26

INC R2	
MOV A, R2	
DJNZ R0, LOOP3 ;THE first line display is over	
MOV DPTR, #0378H ;ready for the second line display	
MOV R0, #28H	
MOV R2, #00H	
MOV A, #00H	
MOV P1, #0C0H	
LCALL WINST	
LOOP4:	
MOVC A, @A+DPTR	
MOV P1, A	
LCALL WDATA	
INC R2	
MOV A, R2	
DJNZ R0, LOOP4 ;main program is end upto here	
LOOP5:	
LCALL DELAY2	
AJMP MAIN	
WINST:	
CLR P3.0 ;write to instruction register	
CLR P3.2	
SETB P3.1	
LCALL DELAY1	
CLR P3.1	
LCALL DELAY1	
RET	
WDATA:	
CLR P3.2 ;write to data register	
SETB P3.0	
SETB P3.1	
DATE OCT.1.2001	TECHNICAL SPECIFICATION
LCM HY-2002A-201	Page 16 of 26

LCALL DELAY1		I
CLR P3.1		
LCALL DELAY1		
RET		
DELAY1:		
MOV 50H, #08H ;delay 1648 us		
ADDR1: PUSH 50H		
ADDR2: PUSH 50H		
ADDR3: PUSH 50H		
ADDR4: DJNZ 50H, ADDR4		
РОР 50Н		
DJNZ 50H, ADDR3		
POP 50H		
DJNZ 50H, ADDR2		
РОР 50Н		
DJNZ 50H, ADDR1		
RET		
DELAY2:		
MOV R0, #0CCH		
MOV R2, #66H		
ADDR5:		
LCALL DELAY1 ;delay ccH X 1648us		
DJNZ R0, ADDR5		
ADDR6:		
LCALL DELAY1 ;delay 66H X 1648us total	5.05ms	
DJNZ R2, ADDR6		
RET		
END		
		TECHNICAL
DATE OCT.1.2001		SPECIFICATION
LCM	HY-2002A-201	Page 17 of 26

3.Inspection Item and Standards

ltem	The Standard Of Quality Inspection	Checking Manner	Quality Ratio
Frame	Smooth and even surface,no crack,no scratch,no rusty,and not be wrenched out of shape.the range between convex and concave is:d≤0.35mm,and the frame must be connected to the ground.	Checking With Eyes And Using Vernier Caliper, Multimeter	100%
LCD	The major defects would be reject.no scratch and no dusty on the LCD glass surface.d \leq 0.15mm n \leq 2 diameter of bubble:d \leq 0.5 n \leq 2 damaged size of polarizer:d \leq 0.15mm, n \leq 2.	Check It When Displaying	100%
The Relative Position of LCD and Frame	The sealant mouth of the LCD must be at the same side with the frame's.	Checking With Eyes	100%
The Relative Position of PCB Paneland Frame	The frame installing direction must be correct.the twisted angle of the pin is from 45° to 60°, the pin is vertical to PCB panel and it must be in the middle position of the installing holes.	Checking With Eyes	100%
Function Test	 The major defects must be reject. Test flow chart (see attached chart) Background changes evenly and no disorderly displaying phenomenon. Display no shortage. 	Check It When Displaying	100%
te:D~Diame	ter N~Quantity Unit:mm		

DATE OCT.1.2001		TECHNICAL SPECIFICATION
LCM	HY-2002A-201	Page 18 of 26

V. Instruction System and Description of Details 1.Instruction System

Only two SPLC780A OR KS0066 registers,the Instruction Register (IR) and the Data Register (DR) can be directly controlled by the MPU.Prior to internal operation start, control information is temporarily stored in these registers, to allow interface form SPLC780A OR KS0066 internal operation to various types of MPUs which operate in different speeds or to allow interface to peripheral control ICS.SPLC780A OR KS0066 internal operation is determined by signals sent from the MPU.These signals include register selection signal(RS), read/write signals (R/W) and data bus signals (DB0 DB7), and are called instructions, here.Table 1 shows the instructions and their execution time.Details are explained in subsequent sections.

Instructions are of 4 types, those that,

(1) Designate SPLC780A OR KS0066 functions such as display format, data length, etc.

(2) Give internal RAM addresses.

(3) Perform data transfer with internal RAM.

(4) Others.

In normal use, category (3) instructions are used most frequently. However, automatic incrementing by +1 (or decrementing by -1) of SPLC780A OR KS0066 internal RAM addresses after each data write lessens the MPU program load. The display shift is especially able to perform concurrently with display data write ,enabling the user to develop systems in minimum time with maximum programming efficiency. For an explanation of the shift function in its relation to display ,. When an instruction is executing during internal operation, no instruction other than the busy flag/address read instruction will be executed.

Because the busy flag is set to "1" while an instruction is being executed, check to make sure it is on "1" before sending an instruction from the MPU.

Note 1

Make sure the SPLC780A OR KS0066 is not in the busy state (BF=0) before sending the instruction from the MPU to the SPLC780A OR KS0066. If the instruction is sent without checking the busy flag the time between first and next instructions is much longer than the instruction time.

See Table 1 for a list of each instruction execution time.

Note 2

After executing instruction of writing data to CG/DD RAM or reading data from CG/ DD RAM,RAM address counter is automatically incremented by 1 (or decremented

LCM	HY-2002A-201	Page 19 of 26
DATE OCT.1.2001		TECHNICAL SPECIFICATION

by 1). In this case, this shift is executed after Busy flag is set to "Low".TADD is stipulated the time from the fall edge of busy flag to the end of address counter's renewal.

		y sigr	nal (Bl	D)				E	Busy sta	te —		-				
Ac	ddress	s cou	nter(E)B₀~ [) DB ₇)	A A+1										
t A							epend	s on tł	ne ope	erating	frequ	iency	-	► ADI	D	
	Ta	able	1 In	stru	ctior	_									Execution time	Execution time
Instruct	ion	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	D	escrip	tion	(when Fose is 250 KHz) Note 1	(when Fose is 160 KHz) Note 2
Clea displa		0	0	0	0	0	0	0	0	0	1	Clear the	rs all display a Cursor to hom (Address)	e position	82us~1.64ms	120us~4.9ms
Return h		0	0	0	0	0	0	0	0	1	*	position returns shifted DDRAM unchan	is the cursor n (Addres s the disp to the origin M content iged.	to the home s 0).Also blay being hal position. s remain	40us~1.6ms	120us~4.8ms
Entry mod	de set	0	0	0	0	0	0	0	1	I/D	S	and sp display perform and rea		t to shift the rations are data write	40us	120us
Displa ON/OFF co		0	0	0	0	0	0	1	D	C	В	cursor (N/OFF of all c ON/OFF (C),a position chara	and blink of	40us	120us
Cursor display s		0	0	0	0	0	1	S/C	R/L	*	*	the dis	the cursor splay withou M contents.	and shites t changing	40us	120us
Function		0	0	0	0	1	DL	N	F	*	*	Sets interface data length (DL) number of display lines (L) and character font (F).			40us	120us
Set CG F address		0	0	0	1		ήU	Α	CG	//		Sets the CG RAM address.CG RAM data is sent and received After this setting.			40us	120us
Set DD F address	RAM	0	0	1			TV	ADD				Sets the		ess. DD RAM ved	40us	120us
Read bus & addres	y flag	0	1	BF	1			AC				Reads Busy flag (BF) indicating internal operation is being performed and reads address counter contents.			1us	1us
Write da CG o		1	0				Write	e Dat	ta			Writes data into DD RAM or CG RAM.			40us	120us
r DD R. Read data t	o CG	1	1				Rea	d Dat	a			Reads data from DD RAM or			40us	120us
	Read data to CG or DD RAM 1 1 Read Data I/D=1: Increment (+1)I/D=0: Decrement (-1) S =1: Accompanies display shift S/C=1: Display shift S/C=0:Cursor move R/L=0: Shift to right R/L=0: Shift to left DL =1: 8 bits DL =0: 4 bits N =1: 2 lines N =1: 2 lines N =0: 1 lines F =1: 5x10 dots F =0: 5x7 dots BF =1: Internally operating										DD RAM: Display data RAM CG RAM: Character generator RAM Acg: CG RAM address ADD: DD RAM address Corresponds to cursor address Address eventsr und			Frequency (Exa When fosc	e changes when y changes. mple) is 270k Hz: 50 70 = 37us	
* No ef	fect	01 -	-0. Our		t instru							I				
Notes 1								uty.								
2.	Desc	ripti	on o	f de	tails											
(1)	Clea	ır dis	splay													
	R	S	R/	W	DB7	·										DB0
Code	()		0	()	()	0		0		0	0	0	1
I	DATE (DCT.1	.2001													CHNICAL
	L	CM										HY-	2002	A-201	Page	e 20 of 26

	Writes s	bace cod	le " 20" (I	hexadecii	mal) (ch	aract	er pa	ttern for	characte	r code ":	20"		
must be blank pattern) into all DD RAM address.Set DD RAM address 0 in address													
C	counter.Returns display to its original status if it was shifted. In other words.the dis-												
play disappears and the cursor or blink go to the left edge of the display (the first													
if	if 2 lines are displayer).Set I/D= 1 (Increment Mode) of Entry Mode.S of Entry Mode												
	doesn' t	change.											
(2	2) Return I	nome											
	RS	R/W	DB7 -								DB0		
Code	0	0	0	0	0		0	0	0	1	*		
										1	No effect		
	Sets the DD RAM address 0 in address counter. Returns display to its original												
	status if it	t was shi	fted. DD	RAM con	tents do	not	chang	ge. The o	cursor or b	olink <mark>go</mark> t	0		
	the left e	dge of th	e display	(the first	line if 2	lines	are o	displayed	d).				
(3	B) Entry mo	ode set											
	RS	R/W	DB7 -					- <u>P</u>			DB0		
Code	0	0	0	0	0		0	0	1	I/D	S		
I/D:	Increment	ts (I/D =	1) or dec	rement s	(I/D) the	DD e	RAM	address	s by 1 wh	en a			
	character	code is	written in	nto or read	d from t	he DI	D RAI	M .The c	cursor blin	k moves			
	to the rig	nt when i	ncrement	ted by 1 a	and to th	e left	whe	n decren	nented by	1. The			
	same ap												
S	: Shifts the						e left	when S	is 1: to t	he left			
					•				the cursor		still		
									from the				
									ft when S				
(4) Display			9									
	RS	R/W									DB0		
		1000	001								000		
Code	0	0	0	0	0		0	1	D	C	В		
D	: The disp	lay is ON	l when D	= 1 and $($	OFF wh	en D	= 0.	when o	ff due to	D = 0,di	splay		
									by setting				
С	: The curs							-		-			
									uring displ				
write.													
	The curse	or is disp	laved usi	ing 5 dots	; in the s	8th lir	ne wh	en the F	5x7 dot ch	naracter	font		
				•					acter font				
	DATE OCT.1						-			TEC	CHNICAL FICATION		
	LCM	-					H	Y-2002	A-201	Page	21 of 26		

B: The character indicated by the cursor blink when B = 1.The blink is displayed by Switching between all blank dots and display characters at 409.6 ms interval when fcp or fosc =250Khz. The cursor and the blink can be set to display simultaneously. (The blink frequency changes according to the reciprocal of fcp or fose. 409.6x250/270 = 379.2ms when fcp = 270kHz).

(a) Cursor Display Example							(b) Blink Display	y Example	
								<	⇒	
5x7 dot charac	ter font	Cursor	5x10 d	ot character font				Alternating dis	play	
(5) Cursor or display shift										
	RS	R/W	DB7							DB0
Code	0	0	0	0	0	1	S/c	R/I	*	*

*No effect

Shifts Cursor position or display to the right or left without writing or reading display data. This function is used to correct or search for the display .In a 2-lines display, the cursor moves to the 2nd line when its passes the 40th digit of the 1st line. Notice that the 1st and 2nd line display will shift at the same time. When the displayed data is shifted repeatedly each line only moves horizontally. The 2nd line display does not shift into the 1st line position

S/C R/L

0 0 Shifts the cursor position to the left.(AC is decremented by one.)

0 1 Shifts the cursor position to the right. (AC is decremented by one.)

1 0 Shifts the entire display to the left. The cursor follows the display shift.

2 1 Shifts the entire display to the right. The cursor follows the display shift.

Address counter (AC) contents do not change if the only action performed is shift (6) Function set

	RS	R/W	DB7 -							DB0
Code	0	0	0	0	1	DL	Ν	F	*	*

*No effect

DL: Sets interface data length.Data is sent or received in 8 bit lengths (DB7~DB0) when

DL = 1 and in 4 bit lengths (DB7~DB4) when DL = 0.when the 4 bit length is

selected

DATE OCT.1.2001		TECHNICAL SPECIFICATION
LCM	HY-2002A-201	Page 22 of 26

	Data mus	st be sent	or re	eceiv	ed twice								
N:	Sets num	nber of dis	splay	line	S								
F:	Sets character font.												
(Note)	e) Perform the function at the head of the program before executing all instruction												
	(expect "Busy flag/address read"). From this point, the function set instruction												
	cannot be	execute	d unl	less	the inte	rface	dat	a len	gth	is change	ed.		
N F	No.of display lines Character font Duty factor Remarks												
0 0 0 1		1 1			5x7 dots 5x10 dots			1/8 1/11					
1 *		2			5x7 dots			1/16		Canno	ot display dot char		vith 5x10 it.
												*No	effect
(7)	Set CG R	AM addr	ess										
	RS	R/W	DB7	·									DB0
Code	0	0	0)	1		A	ŀ	4	A	Α	Α	Α
		جـ	High	er O	rder Bits	•		Lov	ver	Order Bit	ts→		
	Sets the (CG RAM	addro	ess i	into the a	addr	ess c	ount	er ir	n binary A	AAAAA.C	Data is th	ien
	Written o	r read fro	m the	e MF	PU for the	e CC		M -					
(8)	Set DD R	AM addr	ess										
	RS	R/W	DB7										DB0
Code	0	0	1		Α		A	ŀ	4	Α	Α	Α	Α
		جـ	High	er O	rder Bits	5		Lov	ver	Order Bit	ts→		
	Sets the I		addre	ess i	into the a	addro	ess c	count	er ir	n binary A	АААААА	.Data is	
	then Writt	en or rea	d froi	m th	e MPU f	or th	e DD) RAI	M.				
	However,	When N	N = C) (1-	line disp	lay),	AAA	AAA	A is	" 00" ~ "	4F" (hex	adecima	I).
		When	N =	1 (2	-line disp	olay)	,AAA		A is	s " 00" ~ '	'27" (he>	kadecima	al) for
		the firs	st line	e,and	d"40"~	· " 67	" (he	exade	ecin	nal) for the	e second	line.	
(9)	Read bus	sy flag &	addr	ess									
	RS	R/W	DB7	·									DB0
Code	0	1	B	F	Α		A	ļ	4	Α	Α	Α	Α
		جـ	High	er O	rder Bits			Lov	ver	Order Bit	ts→		
	Reads the						he sy	/sten	n is	now inter	nally oper	rating by	а
	previously		•										
	The next	instructior	n will	not	be accer	oted	until	BF is	s se	et to " 0" .c	heck the	BF statu	S
	before the												
	expressed												
	DATE OCT.1											TEC	HNICAL FICATION
	LCM								Н	Y-2002/	A-201	Page	23 of 26

	and DD RAM address ,and its value is determined by the previous instruction. Address contents are the same as in terms (7) and (8).										
(10	(10) Write data to CG or DD RAM										
	RS	R/W	DB7 -								DB0
Code	1	0	D	D	D		D	D	D	D	D
	← Higher Order Bits Lower Order Bits →										
	Writes bi	nary 8 bit	data DD		D to the	CG o	r the		1.Whethe	er the CG	or
	DD RAM	is to be v	written int	to is deter	mined b	y the	prev	vious spe	cification	of CG R	AM
	or DD RA	M addres	ss setting	J.After wr	ite ,the a	addre	ess is	s automat	ically inc	remented	d or
	decremen	ted by 1	accordin	g to entry	mode.T	⁻he e	ntry	mode als	o determ	ines disp	olay
	shift.										
(11	I) Read da	ata from	CG or D	DRAM							
	RS	R/W	DB7 -								DB0
Code	1	1	D	D	D		D	D	D	D	D
	Code 1 1 D <th>e uting ad. ction The s set by 1. by 1 ne ions or</th>							e uting ad. ction The s set by 1. by 1 ne ions or			
	DATE OCT.1	1.2001									HNICAL FICATION

LCM	HY-2002A-201	
Lein		

Page 24 of 26

3. Precaution on programming

(1) Instruction of function set

Perform the function at the head of program that accesses SPLC780A OR KS0066 before executing all instructions, and not change the data of the instruction Register in the program. The data of function register can be changed by the program as follow;

- a. Changing of DL (Data Length)
 - when DL is changed from 8-bit length mode.
 - when DL is changed from 4-bit length mode.
- b. Changing of N (Column Number)
 - Perform the instruction of function set after executing instruction of display clear or display off.

In this case, sequence of AC and DD RAM must be changed. Thus, rewrite the address set register after that.

- c. Changing of F (Font)
 - There is no problem in this case, but for dual-line display, the font mode of 5x11 cannot be selected (this mode is forbidden by hardware).

When N of F is changed, power supply voltage for LCD must be changed. If not Changed, crosstalk will appear, or contrast will be poor.

(2) Busy flag check

SPLC780A OR	KS0066 is	produced	in the	CMOS	process,therefore internal
executing time	e is long.				

Standard time is 40us~1.6ms. (This varies by instruction).

When the high speed MPU controls it, check the busy flag before performing Instruction or reading data.

While internal operation is active, Enable signal is not accepted. (Enable signal at Reading status register for checking busy flag is accepted) Busy flag signal is output through DB7, as shown in Table 3, when RS = "0", R/W = "1", and Enable="1"

(3) luput of unidentified instruction code

Undefined instruction code of SPLC780A OR KS0066 is only as follows;

RS	R/W	DB7~DB
0	0	0~

(Others are included to defined instruction)

When the undefined instruction code is loaded to SPLC780A OR KS0066, it

DATE OCT.1.2001		TECHNICAL SPECIFICATION
LCM	HY-2002A-201	Page 25 of 26

accepts the code, but Does not change the internal states (RAM and other status of Flags). Busy state,

However continues for maximum 40us by the acceptance of the code.

Table 2 The relation between the operation and the combination of RS,R/W

RS	R/W	E	Operation
0	0		Write instruction code
0	1		Read busy flag and address counter
1	0		Write data
1	1		Read data

When performing data and instruction code by 4 bit, transfer RS, R/W every time.



DATE OCT.1.2001		TECHNICAL SPECIFICATION
LCM	HY-2002A-201	Page 26 of 26