



FEBRUARY 1986

DESCRIPTION

The HY6116 is a high speed, low power, 2048-word by 8-bit static CMOS RAM fabricated using high-performance CMOS process technology. This high reliability process coupled with innovative circuit design techniques, yields access times of 100 ns maximum.

When the chip select is brought high, the device assumes a standby mode in which the device power dissipation is reduced to 20μW (typically).


Using CMOS technology, supply voltages from 2.0 to 5.5 volts have little effect on supply current in data retention mode. Reducing the supply voltage to minimize current drain is unnecessary with the HY6116 family.

FEATURES


- ▲ High Speed
 - Maximum access time of 100/120/150 ns
 - Equal access and cycle times
- ▲ Low Power
 - 200 mW typical operating
 - 20μW typical standby
- ▲ Six transistor CMOS Memory Cell
- ▲ CMOS process virtually eliminates alpha particle induced soft errors without die coating
- ▲ Fully Static Operation
 - No clock or refresh required
- ▲ Pin Compatible with Standard 16K Static RAMS and EPROMS in 600 mil DIP
- ▲ For extended temperature ranges, variations in access times, packages, power consumption, and screening, call HYUNDAI.

Part Number	POWER SUPPLY CURRENT		
	Access Time (ns, max)	Active (mA, max)	Standby (μA, max)
HY6116-10	100	100	100
HY6116-12	120	80	100
HY6116-15	150	70	100

BLOCK DIAGRAM



PIN CONNECTIONS



(TOP VIEW)

This documentation is a general product description and is subject to change without notice. Hyundai Semiconductor does not assume any responsibility for use of circuits described. No circuit patent licenses are implied.

HY6116 Family High Performance Low Power 2048*8-Bit CMOS Static RAM

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

SYMBOL	PARAMETER	RATING	UNIT
V _{TERM}	Voltage on any Pin with Respect to GND	-0.5* to +7.0	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-10 to +85	°C
T _{STG}	Storage Temperature	-55 to +125	°C
P _T	Power Dissipation	1.0	W
I _{OUT}	DC Output Current	50	mA

*-3.5V for 20ns pulse.

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

AC TEST CONDITIONS

T_A=0 to 70°C

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	5ns
Input and Output Timing Reference Levels	1.5V

(See Figure 1)


RECOMMENDED OPERATING CONDITIONS

T_A=0 to 70°C

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	3.5	V _{CC}	V
V _{IL}	Input Low Voltage	-0.5*	-	+0.8	V
C _L	Output Load	-	-	30	pF

*-3.5V for 20ns pulse.

OUTPUT LOAD



*Including scope and the jig

C_L = 30 pF standard output
C_L = 5 pF for t_{HZ}, t_{LZ}, t_{WZ} & t_{OW}

TRUTH TABLE

MODE	\overline{CS}	\overline{OE}	\overline{WE}	I/O OPERATION
Standby	H	X	X	High Z
Read	L	L	H	D _{OUT}
Read	L	H	H	High Z
Write	L	X	L	D _{IN}

CAPACITANCE⁽¹⁾

T_A=25°C, f=1.0MHz

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} =0V	6	pF
C _{I/O}	Input/Output Capacitance	V _{I/O} =0V	8	pF

1. This parameter is sampled and not 100% tested.

HY6116 Family High Performance Low Power 2048x8-Bit CMOS Static RAM

AC ELECTRICAL CHARACTERISTICS(1)

$V_{CC}=5V \pm 10\%$, $T_A=0$ to $70^\circ C$


READ CYCLE

SYMBOL	PARAMETER	HY6116-10		HY6116-12		HY6116-15		UNIT
		Min.	Max.	Min.	Max.	Min.	Max.	
t_{RC}	Read Cycle Time	100	—	120	—	150	—	ns
t_{AA}	Address Access Time	—	100	—	120	—	150	ns
t_{ACS}	Chip Select Access Time	—	100	—	120	—	150	ns
t_{CLZ}	Chip Selection to Output in Low Z	5	—	10	—	15	—	ns
t_{OE}	Output Enable to Output Valid	—	70	—	80	—	100	ns
t_{OLZ}	Output Enable to output in Low Z	5	—	10	—	15	—	ns
t_{CHZ}	Chip Deselection to Output in High Z	0	40	0	40	0	50	ns
t_{OHZ}	Output Disable to Output in High Z	0	40	0	40	0	50	ns
t_{OH}	Output Hold from Address Change	5	—	10	—	15	—	ns


NOTES:

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and load capacitance, as in Output Load .


TIMING WAVEFORMS OF READ CYCLE 1(1)



READ CYCLE 2(1,2,4)



READ CYCLE 3(1,3,4)



NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected, $\overline{CS} = V_{IL}$.
3. Address valid prior to or coincident with \overline{CS} transition low.
4. $\overline{OE} = V_{IL}$.
5. Transition is measured $\pm 500mV$ from steady state. This parameter is sampled and not 100% tested.
6. t_{OHZ} and t_{CHZ} are tested with $C_L = 5$ pF.

HY6116 Family High Performance Low Power 2048x8 Bit CMOS Static RAM

AC ELECTRICAL CHARACTERISTICS (1)

V_{CC}=5V ± 10%, T_A=0 to 70°C


WRITE CYCLE

SYMBOL	PARAMETER	HY6116-10		HY6116-12		HY6116-15		UNIT
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{WC}	Write Cycle Time	100	—	120	—	150	—	ns
t _{CW}	Chip Selection to End of Write	65	—	70	—	90	—	ns
t _{AW}	Address Valid to End of Write	90	—	105	—	120	—	ns
t _{AS}	Address Set-up Time	20	—	20	—	20	—	ns
t _{WP}	Write Pulse Width	65	—	70	—	90	—	ns
t _{WR}	Write Recovery Time	5	—	5	—	10	—	ns
t _{OHZ}	Output Disable to Output in High Z	0	40	0	40	0	50	ns
t _{WHZ}	Write to Output in High Z	0	50	0	50	0	60	ns
t _{DW}	Data to Write Time Overlap	30	—	35	—	40	—	ns
t _{DH}	Data Hold from Write Time	5	—	5	—	10	—	ns
t _{OW}	Output Active from End of Write	5	—	5	—	10	—	ns


NOTES:

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance, as in Output Load.

TIMING WAVEFORMS OF WRITE CYCLE 1(1)



WRITE CYCLE 2(1,6)



NOTES:

1. WE must be high during all address transitions.
2. A write occurs during the overlap (t_{WP}) of a low CS and a low WE.
3. t_{WR} is measured from the earlier of CS or WE going high to the end of write cycle.
4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the CS low transition occurs simultaneously with the WE low transitions or after the WE transition, outputs remain in a high impedance state.
6. OE is continuously low (OE = V_L).
7. D_{OUT} is the same phase of write data of this write cycle.
8. D_{OUT} is the read data of next address.
9. If CS is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
10. Transition is measured ± 500mV from steady state. This parameter is sampled and not 100% tested.
11. t_{WHZ} is tested with C_i = 5pF.

HY6116 Family High Performance Low Power 2048x8-Bit CMOS Static RAM

HY6116 DC ELECTRICAL CHARACTERISTICS

$V_{CC}=5V \pm 10\%$, $t_A=0$ to $70^\circ C$

SYMBOL	PARAMETER	TEST CONDITIONS	HY6116			UNIT	
			Min.	Typ. ⁽¹⁾	Max.		
$ I_{LI} $	Input Leakage Current	$V_{CC}=5.5V$, $V_{IN}=GND$ to V_{CC}	—	—	2	μA	
$ I_{LO} $	Output Leakage Current	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ $V_{IO}=GND$ to V_{CC}	—	—	2	μA	
I_{CC}	Operating Power Supply Current	$\overline{CS}=V_{IL}$, $I_{IO}=0mA$ Duty Cycle = 100%	HY6116-10	—	60	100	mA
			HY6116-12	—	45	80	mA
			HY6116-15	—	40	70	mA
I_{SB}	Standby Power Supply Current	$\overline{CS}=V_{IH}$	—	2	5	mA	
I_{SB1}		$\overline{CS} \geq V_{CC}-0.2V$, $V_{IN}=0$ to V_{CC}	—	4	100	μA	
V_{OL}	Output Low Voltage	$I_{OL}=8mA$	—	—	0.4	V	
V_{OH}	Output High Voltage	$I_{OH}=-4.0mA$	2.4	—	—	V	

NOTES:

1. $V_{CC}=5V$, $T_A=25^\circ C$

PACKAGE OUTLINE

24 PIN PLASTIC

ITEM	MILLIMETERS	INCHES
A	31.75	1.250
B	1.905	0.075
C	2.54	0.100
D	0.457	0.018
E	27.94	1.100
F	1.524	0.060
G	3.302	0.130
H	0.508	0.020
I	3.81	0.150
J	4.318	0.170
K	15.24	0.600
L	13.716	0.540
M	0.254	0.010

ORDERING INFORMATION

HY6116 — XX

- 10 = 100ns
- 12 = 120ns
- 15 = 150ns