<u>innov</u>ASIC

#### **FEATURES**


- High-speed graphics
  - Drawing rate: 200 ns/pixel max (color drawing)
  - Commands: 38 commands including 23 graphic drawing commands: Dot, Line, Rectangle, Poly-line, Polygon, Circle, Ellipse, Paint, Copy, etc.
  - Colors: 16 bits/word: 1,2,4,8,16 bits/pix el (5 types) monochrome to 64k colors max
  - Pattern RAM: 32 bytes
  - Converts logical X-Y coordinate to physical address
  - Color operation and conditional drawing
  - Drawing area control for hardware clipping and hitting
- Large frame-memory space
  - Maximum 2 Mbytes graphic memory and 128 kbytes character memory separate from MPU memory.
  - Maximum Resolution: 4096 x 4096 pixels (1 bit/pixel mode)
- CRT display control
  - Split Screens: three displays and one window
  - **Zoom: 1 to 16 times**
  - Scroll: vertical and horizontal
- Interleaved access mode for flashless display and superimposition
- External synchronization between ARTCs or between ACRTC and external device (TV system or other controller.
- DMA interface
- Two programmable cursors
- Three Scan modes
  - Non-interlaced
  - Interlace sync
  - Interlace sync and video
- Interrupt request to MPU
- 256 characters/line 32 raster/ line, 4096 rasters/screen
- Maximum clock frequency: 20MHz
- CMOS, single +5V power supply

The IA63484 is a "plug-and-play" drop-in replacement for the original Hitachi© HD63484. This replacement IC has been developed using <u>innov</u>ASIC's MILES<sup>TM</sup>, or Managed IC Lifetime Extension System, cloning technology. This technology produces replacement ICs far more complex than "emulation" while ensuring they are compatible with the original IC. MILES<sup>TM</sup> captures the design of a clone so it can be produced even as silicon technology advances. MILES<sup>TM</sup> also verifies the clone against the original IC so that even the "undocumented features" are duplicated. This data sheet documents all necessary engineering information about the IA63484 including functional and I/O descriptions, electrical characteristics, and applicable timing.

Page 1 of 32

**68 Pin Package: PLCC PINOUT** 


**Pin Arrangement:** 



## **BLOCK DIAGRAM**

## Figure 1: System Block Diagram

Figure 2 illustrates the IA63484 system environment. The following paragraphs will further describe the system block diagram and design in more detail.



Page 3 of 32

## I/O SIGNAL DESCRIPTION:


The diagram below describes the I/O characteristics for each signal on the IC. The signal names correspond to the signal names on the pinout diagrams provided.

## I/O Characteristics:

Signal Name	I/O	Group	Description
res_n	I		ACRTC reset:
	T/O	1	Data bus (three state): are the bidirectional data bus to the host mpu or dmac. D <sub>0</sub> -D
d[15,0]	I/O		are used in 8-bit data bus mode.
rw_n	I	1	Read/write strobe: controls the direction of host/ACRTC transformers.
cs_n	I	MPU	Chip Select: enables transfers between the host and the ACRTC.
	I	Interface	Register Select: selects the ACRTC register to be accessed. It is usually connected to
rs		<u> </u>	the least significant bit of the host address bus.
11	O		Data transfer acknowledge (three state): output provides asynchronous bus cycle
dtack_n		-	timing. It is compatible with the HD68000 mpu dtack output.  Interrupt request (open drain): output generates interrupt service requests to the
irq_n	O		host MPU.
dreq_n	Ī		DMA request: recieves DMA acknowledge timing from the host DMAC.
dack	I/O	DMAC	DMA acknoledge:
		Interface	DMA done: terminates DMA transfer. It is compatible with the HD68450 DMAC
done_n	I		DONE signal.
clk_2	I/O		ARTC clock: is the baasic operating clock, twice the frequency of the dot clock.
	0		Multiplexed frame buffer address/data bus: are the multiplexed frame buffer
mad[15,0]		<u> </u>	address/data bus.
as_n	O	4	Address strobe: output demultiplexes the address/data bus. Higer-order address bits/character screen rastar address:MA16/R0- MA19/RA3 are
/D *	0		Higer-order address bits/character screen rastar address:MA16/RU- MA19/RA3 are
$_{\text{MA16}}/R_{0}^{-*}$	O		the upper bits of the graphics screen ddress multiplexed with th lower bits of the character screen raster address.
$MA_{19}/RA_3$		4	Higer-order character screen rastar address bit: is the high bit of the character screen
$RA_4$	O		raster address (up to 32 rasters.)
10/14		+	Graphic or character screen access: output indicates whether a graphic or character
chr	O		screen is being accessed.
CIII	_	CRT	Frame buffer memory acess timing signal: is the frame buffer access timing output,
mcyc	O	Interface	1/2 the frequency of clk_2.
mrd	О	Interrace	Frame buffer memory read: output controls the frame buffer data bus direction.
	О	1	Draw/refresh signal: output differentiates between drawing and CRT displayrefresh
draw_n		<u> </u>	cycles.
1. 4 1. 0	O		Display enable: programmable display enable outputs can enable, disable, and blanck
disp1, disp2		4	logical screens.
and and			Coursor Display: outputs provides cursor timing programmed by ACRTC parameters
cud1, cud2 vsync_n	0	+	such as cursor definition, cursor mode, cursor address, etc.  CRT vertical sync pulse: outputs the crt vertical synchronization pulse.
hsync_n	U	†	CRT horizontal sync pulse: outputs the crt horizontal synchronization pulse.
110,1110_11		†	External sync:allows synchronization between multiple ACRTSs and other videro
exsync_n		•	
CASYIIC_II	I/O		signal generators.

Page 4 of 32

Figure 2: IA63484 Block Diagram



## **IA63484 System Description:**

Some CRT controllers provide a single bus interface to the frame buffer that must be shared with the host MPU. However, refreshing large frame buffers, and accessing the frame buffer for drawing operations can quickly saturate the shared bus.

The IA63484 uses separate host MPU and frame buffer interfaces. This allows the IA63484 full access to the frame buffer for display refresh and drawing operations and minimizes the use of the MPU system bus by the IA63484. A related benefit is that a large frame buffer (2 MB for each IA63484) can be used, even if the host MPU has a smaller address space or segment size restriction.

The IA63484 can use an external Direct Memory Access Controller (DMAC) to increase system throughput when many commands, parameters and data must be transferred to the IA63484. Advanced DMAC features such as the HD68450 "chaining" modes can be used to develop powerful graphics system architectures.

More cost-sensitive or less performance-sensitive applications might not require a DMAC. In these cases, the interface to the IA63484 can be handled under MPU software control.

While both IA63484 bus interfaces (host MPU and frame buffer) are 16 bits wide, the IA63484 also offers an 8 bit MPU mode for easy connection to popular 8 bit busses.

## **FUNCTIONAL REQUIREMENTS:**

#### **Drawing Processor:**

The Drawing Processor performs drawing operations on the frame buffer memory upon interpreting commands and command parameters issued by the host bus (MPU or DMAC). The drawing processor then executes IA63484 drawing algorithms and converts logical X-Y addresses to physical frame buffer addresses.

The drawing processor uses three operation control units; the Drawing Algorithm Control unit, the Drawing Address Generation unit and the Logical Operation unit.

The Drawing Algorithm Control Unit interprets graphic commands and parameters and executes the appropriate micro-programmed drawing algorithm. This control unit calculates coordinates using logical pixel X-Y addressing.

The Drawing Address Generation Unit converts logical X-Y addresses from the Drawing Algorithm Control unit to a bit address in the frame buffer. The frame buffer is organized as sequential 16 bit words. The bit address consists of 20 bits and bits 0-4 specifying the logical pixel bit address within the physical frame buffer word.

Logical Operation Unit, using the address calculated in the drawing algorithm control and drawing address generation units, performs logical operations between the existing read data in the frame buffer and the drawing pattern in the pattern RAM, and rewrites the results into the frame buffer. A detailed description of the Drawing Processor is contained in its module specification.

## **Display Processor:**

The display processor manages frame buffer refresh addressing based on the user specified display screen organization. It combines and displays as many as 4 independent screen segments (3 horizontal split screens and 1 window) using an internal high-speed address calculation unit. It controls display refresh outputs in graphic (physical frame buffer address) or character (physical refresh memory address and row address) modes.

## **Display Functions:**

The IA63484 allows the frame buffer to be divided into four separate logical screens:

- Upper
- Base
- Lower
- Window

In the simplest case, only the base screen parameters must be defined. Other screens may be selectively enabled, disabled, and blanked under software control.

The background screens (upper, base, and lower) split the screen into three horizontal partitions whose positions are fully programmable. The window screen is unique, since the IA63484 usually gives it higher priority than the background screens. A typical application might be to use the base screen for the bulk of the user interaction, while using the upper screen for pull-down menus and the lower screen for status line indicators. The exception is in the IA63484 superimpose mode, in which the window has the same priority as the background screens. In this mode, the window and

## IA63484 Advanced CRT Controller

background screens are superimposed on the display. Figure 3 is an example of the screen combinations.

Screen Name Screen Number Screen Group 0 Upper Screen Background Screen **Base Screen** 2 **Lower Screen** 3 Window Screen Upper Base Window Base Window Lower Upper Upper **Base** Base Window Lower Window Lower

**Figure 3: Screen Combination Examples** 

## **Display Control:**


The IA63484 can have two types of external frame memory: 2 Mbyte frame buffer and 128 kbyte refresh memory. The chr signal controls which memory is accessed.

Each screen has its own memory width, vertical display width, and character/graphic attribution set by the control registers. Horizontal display control registers are set in units of memory cycles. Vertical display control registers are set in units of rasters. Figure 4 illustrates the relation between the frame memory and the display screens, while Figure 5 illustrates the timing.


Note that display width of registers marked with an (\*) in Figure 4 is:

Display width = Register value + 1 memory cycle.

Figure 4: Frame Memory and Display Screens



**Figure 5: Display Screen Specification** 



## **Timing Processor:**

The Timing Processor generates the CRT synchronization signals and signals used internally by the IA63484. The details for this block are contained in the module specification for the Display Processor.

## **CRT Interface:**


The CRT Interface manages the communication between the frame buffer, the light pen and the CRT. The frame buffer interface manages the frame buffer bus and selects display drawing or refreshes address outputs. The light pen interface uses a 20-bit address register and a strobe input pin (lpstb).

#### Frame Buffer Interface:

The IA63484 allows for two types of independent frame memories. The first type is up to a 2 Mbyte frame buffer and the second is a 128 Kbytes refresh memory. The chr output pin can access either the Graphic or Character screen.

The width of the frame memory is defined by setting-up the memory width register (mwr) and independently, the horizontal display width is defined by the horizontal display register (hdr). This allows for the frame buffer area to be bigger than the display area; reference Figure 6.

Figure 6: Frame Memory and Display Screen Area



The IA63484 has two ways to access the frame memory (or buffer); (1) Display Memory Access (three types) and (2) Graphic Address Increment mode.

## **Display Memory Access Modes:**

In <u>Single Access Mode</u>, a display or drawing cycle is defined as two cycles of clk\_2. During the first cycle, the frame buffer display or drawing address is output. During the second clk\_2 cycle, the frame buffer data is read (display cycles and/or drawing cycles) or written (drawing cycles).

Display and drawing cycles contend for access to the frame buffer. The IA63484 allows the priority to be defined as display priority or drawing priority. If display has priority, drawing cycles are only allowed to occur during the horizontal or vertical fly back periods (a 'flash less' display is obtained). If drawing has priority, drawing may occur during display (display may flash).

## **Advanced CRT Controller**

In <u>Interleaved Access Mode</u> (dual access mode 0), display cycles and drawing cycles are interleaved. A display or drawing cycle is defined as four cycles of clk\_2.

- During the first clk\_2 cycle, the IA63484 outputs the frame buffer display address.
- During the second clk\_2 cycle, the display data is output from the frame buffer.
- During the third clk\_2, the IA63484 outputs the frame buffer drawing address.
- During the fourth clk\_2 cycle, the IA63484 reads or writes the drawing data.

In <u>Superimposed Access Mode</u> (dual access mode 1), two separate logical screens are accessed during each display cycle. The display cycle is defined as four clk\_2 cycles. If the third and fourth cycles are not used for window display, they can be used for drawing; similar to the Interleaved Mode.

- During the first clk\_2 cycle, the IA63484 outputs the background screen frame buffer address.
- During the second clk\_2 cycle, the background screen displays data.
- During the third clk\_2 cycle, the IA63484 outputs the window screen frame buffer address or the drawing frame buffer address.
- During the fourth clk\_2 cycle, the IA63484 reads (display or drawing) or writes (drawing) the window screen display or drawing data.

## **Graphic Address Increment (GAI) Mode:**

The IA63484 can be programmed to control the graphic display address in one of six ways, by incrementing by 1, 2, 4, 8, and 16 words, 1 word every two display cycles, and no increment. Setting GAI to increment by 2, 4, 8, or 16 words per display cycle achieves 2, 4, 8, or 16 times the video data rate corresponding to GAI = 1. This allows the number of bits/logical pixel and logical pixel resolution to be increased while meeting the clk\_2 maximum frequency constraint.

When the frame buffer memory uses dynamic RAMs (DRAMs), the IA63484 automatically provides DRAM refresh addressing.

During hsync\_n low, the IA63484 outputs the values of an 8-bit DRAM refresh counter on the multiplexed frame buffer address and data bus mad[15:0]. The counter is decremented on each frame buffer access. The refresh address pin assignment (mad[15:0]) depends on the GAI mode. The remaining mad and ma19\_16\_ra outputs not used for refresh addressing are cleared to a low value.

Table 1: GAI and DRAM Refresh Addressing


Address Increment Mode	Refresh Address Output Terminal
+1 (GAI = 000)	mad[7:0]
+2 (GAI = 001)	mad[8:1]
+4 (GAI = 010)	mad[9:2]
+8 (GAI = 011)	mad[10:3]
+16 (GAI = 100)	mad[11:4]
+0 (GAI = 101)	mad[7:0]
+1/2 (GAI = 11X)	mad[7:0]

Copyright © 2003 innov ASIC ENG 21101041201

## **Address Space:**

The IA63484 allows the host to issue commands in logical X-Y coordinates. The IA63484 then converts the physical linear word addresses with bit field offsets in the frame buffer. Figure 7 shows the relationship between the logical X-Y screen address and the frame buffer memory. The frame buffer memory is organized as sequential 16 bit words. The host may specify 1, 2, 4, 8, or 16 physical bits in the frame buffer. The system in the figure uses 4 bit logical pixels, allowing for 16 colors or tones.

Figure 7: Logical/Physical Addressing



Up to 4 logical screens may be mapped onto the IA63484 physical address space. The four screens are the upper, base, lower, and window screens. The host first specifies the following:

- A logical screen starting address.
- A logical screen physical memory width (memory words per raster).
- A logical pixel physical memory width (bit per pixel).
- A logical origin physical address.

Then the IA63484 converts the logical pixel X-Y addresses issued by the host MPU or the drawing processor to physical frame buffer addresses. The device also performs bit extraction and masking to map logical pixel operations to 16 bit word frame buffer addresses.

## IA63484 Advanced CRT Controller


## **Memory Map:**

The ACTRC has over 200 bytes of accessible registers organized as Hardware, Direct, and FIFO Access. Figure 8 illustrates the programming memory map model.

- The IA63484 registers are initialized by res\_n as follows:
- Drawing and display operations are stopped
- Status register (SR) is initialized to \$FF23
- Command control register (CCR) is initialized to \$8000.
- Operation mode register bits MS and STR are reset to 0.
- All other registers are unaffected by res\_n.
- The FIFO Entry (FE) pointer is cleared, and the written command/parameter and the read data are lost.
- The DRAM refresh address is placed on the mad lines determined by graphic address increment (GAI). Refresh continues to function until the start bit (STR) is set to 1. hsync\_n is also held low during the period from res\_n until str is set by the MPU.

For directly accessible registers, the register address is shown as 'rXX', and FIFO accessible registers are shown as 'PrXX', where XX is interpreted as an 8 bit hexadecimal value. Hexadecimal numbers are denoted by a leading '\$'.

# Figure 8: Programming Model



#### **Hardware Access:**

The IA63484 is connected to the host MPU as a standard memory-mapped peripheral that occupies two word locations of the host's address space. When rs=0, read operations access the status register, and write operations access the address register.

The status register summarizes the IA63484 State; it monitors the overall state of the IA63484 for the host MPU. When the MPU wants to access a direct access register, it puts the register's address into the IA63484 address register.

#### **Direct Access:**

The MPU accesses the direct access registers by loading the register address into the address register. Then, when the MPU accesses the IA63484 with rs=1, the chosen register is accessed. The FIFO entry register enables the MPU to access FIFO access registers using the IA63484 read and write FIFOs.

The command control register controls overall IA63484 operations, such as aborting or pausing commands, defining DMA protocols, and enabling/disabling interrupt sources.

The operation mode register defines basic parameters of IA63484 operation, such as frame buffer access mode, display or drawing priority, cursor and display timing skew factors, and raster scan mode.

The display control register independently enables and disables the four IA63484 logical address screens (upper, base, lower, and window). It also contains 8 user-defined video attribute bits.

The timing control RAM registers define IA63484 timing, including timing specifications for CRT control signals (hsync\_n, vsync\_n, etc.), logical display screen size and display period, and blink period.

The display control RAM contains registers that define logical screen display parameters, such as start address, raster address, and memory width. It also includes the cursor definition, zoom factor, and lightpen registers.

#### FIFO Access:

For high-performance drawing, key drawing processor registers are coupled to the host MPU via the IA63484's 16-byte read and write FIFOs. Figure and Figure illustrate the hardware and direct access register information.

IA63484 commands are sent from the MPU via the write FIFO to the command register. As the IA63484 completes a command, the next command is automatically fetched from the write FIFO and put into the command register.

The pattern RAM defines drawing and painting patterns. It is accessed with the IA63484's Read Pattern RAM (RPTN) and Write Pattern RAM (WPTN) register access commands.

The drawing parameter registers define detailed parameters of the drawing process, such as color data, area control (hitting/clipping), and pattern RAM pointers. The drawing parameter registers are accessed using the IA63484's Read Parameter Register (RPR) and Write Parameter Register (WPR) commands. Figure illustrates the drawing parameter registers.

**Figure 9: Hardware Access and Direct Access Registers** 

Reg Name	Reg#	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0	cs_n, rs, rw_n	
Address Reg(AR)	AR		•		\$0				•					Ad	dress				0, 0, 0	
Status Reg(SR)	ST				\$0					•	CER	ARD	CED	LPD	RFF	RFR	WFR	WFE	0, 0, 0	
FIFO Entry(FE)	\$00		FIFO Entry									0, 1, 0/1								
Command Control (CCR)	\$02	ABT	PSE	DDM	CDM	DRC		GB	M	,	CRE	ARE	CEE	LPE	RFE	RRE	WRE	WEE	0, 1, 0/1	
Operation Mode (OMR)	\$04	MS	STR	ACP	wss	CS	SK	D	SK		RAM		GAI		AC	CM	RS	M	0, 1, 0/1	
Display Control (DCR)	\$06	DSP	SE1	SI	E <b>0</b>	SI	E2	S	E3					A	TR				0, 1, 0/1	
Undefined	\$08-\$7E, \$9E- \$BE, \$F0-\$FE									Ş	0								0, 1, 0/1	
Raster Count(RCR)	\$80			<b>\$0</b>									RC						0, 1, 1	
Horizontal Sync(HSR)	\$82		HC S0 HSW							0, 1, 0/1										
Horizontal Display (HDR)	\$84		HDS HDW							0, 1, 0/1										
Vertical Sync(VSR)	\$86			\$0									VC						0, 1, 0/1	
Vertical Display (VDR)	\$88				VD	s						\$0				VSW	I		0, 1, 0/1	
Split Screen	\$8A			\$0									SP1						0, 1, 0/1	
Width(SSW)	\$8C			\$0									SPO						0, 1, 0/1	
Blink Control (BCR)	\$8E \$90			\$0 ON1			ВС	)FF1					SP2 N2			BOFF2		0, 1, 0/1		
Horz. Window Disp(HWR)	\$92				HW	NS HWW										HWW				
Vert. Window	\$94			\$0								1	/WS						0, 1, 0/1	
Disp(VDR)	\$96			\$0		vww							0, 1, 0/1							
Graphic	\$98		CXE CXS							0, 1, 0/1										
Cursor (GCR)	\$9A	80					CSY								0, 1, 0/1					
(2.515)	\$9C		S0								СУЕ						0, 1, 0/1			

## **Preliminary Data Sheet**

# Advanced CRT Controller

## Figure 10: Hardware Access and Direct Access Registers (cont.)

Reg Name	Reg #	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		0	cs_n, rs, rw_n
Raster Addr 0 (RAR0)	\$C0(Upper Scm)		\$0				LRA0	)			\$0				FRA	.0			0, 0, 0
Memry Wdth 0 (MWR0)	\$C2(Upper Scm)	CH R		\$0							M	WO							0, 0, 0
Strt Addr 0	\$C4(Upper Scm)		\$	0			SD	A0			<b>\$0</b>			SAOH/SRAO				0, 1, 0/1	
(SARO)	\$C6(Upper Scm)								SA	AOL			•						0, 1, 0/1
Raster Addr 1 (RAR1)	\$C8(Base Scm)		\$0				LRA1				\$0				FRA	1			0, 1, 0/1
Mem Width 1 (MWR1)	\$CA(Base Scm)	CH R		\$0							M	W1	1						0, 1, 0/1
Strt Addr 1	\$CC(Base Scm)		\$	0			SD	A1			\$0			SA	1H/S	RA1			0, 1, 0/1
(SAR1)	\$CE(Base Scm)								SA	A1L									0, 1, 1
Raster Addr 2 (RAR2)	SD0(Lower Scm)		\$0				LRA2	:			\$0				FRA	.2			0, 1, 0/1
Memry Wdth 2 (MWR2)	\$D2(Lower Scm)	CH R		\$0							M	W2							0, 1, 0/1
Strt Addr 2	\$D4(Lower Scm)		\$0 SDA2 \$0 SA2H/SRA2						0, 1, 0/1										
(SAR2)	\$D6(Lower Scm)		SA2L							0, 1, 0/1									
Raster Addr 3 (RAR3)	\$D8(Wndw Scm)		\$0				LRA3	<b>;</b>			\$0				FRA	3			0, 1, 0/1
Memry Wdth 3 (MWR3)	\$DA(Wndw Scm)	CH R		\$0							M	W3							0, 1, 0/1
Strt Addr 3	\$DC(Wndw Scm)		\$	0			SD	<b>A3</b>			\$0			SA	3H/S	SRA3			0, 1, 0/1
(SAR3)	\$DE(Wndw Scm)								SA	\3L									0, 1, 0/1
Blk Cursor	\$E0	I	BCW1	l		]	BCSR	1		\$0			BCER1				0, 1, 0/1		
1 (BCUR1)	\$E2								В	CA1									0, 1, 0/1
Blk Cursor	\$E4	E	BCW2	;		J	BCSR	2			\$0			BCER2				0, 1, 0/1	
2 (BCUR2)	\$E5						BCA2								0, 1, 0/1				
Cursor Def. (CDR)	\$E8	CI	М		CONI	l	(	COFF1		\$	0		CON	2		COFI	F <b>2</b>		0, 1, 0/1
Zoom Factor (ZFR)	\$EA		Н	ZF	VZF		VZF 80						\$0			0, 1, 0/1			
Lightpen Addr	\$EC			\$0						CH R	ş	0			FRA	3			0, 1, 0/1
(LPAR)	SEE	LPAL						0, 1, 0/1											

## IA63484 Advanced CRT Controller

**Figure 11: Drawing Parameter Registers** 

Reg Name	Reg #	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Read/Write																								
Color 0 (CL0)	Pr00							1	•	CLO			l		l	l		R/W																								
Color1 (CL1)	Pr01		CL1											R/W																												
Color Cmpr (CCMP)	Pr02								C	СМР								R/W																								
Edge Color (EDG)	Pr03								E	DG								R/W																								
Mask (MASK)	Pr04								M	ASK								R/W																								
	Pr05		P	PY			P	ZCY			P	PX			PZ	ZCX		R/W																								
Pattern RAM Control (PRC)	Pr06		P	SY				\$0			P	SX		\$0		\$0		\$0		\$0		\$0		\$0		\$0		\$0		\$0		\$0		\$0		80		\$0		\$0		R/W
(FRC)	Pr07		Pl	Ε <b>Y</b>			I	ZY			Pl	EΧ			P	PZX		R/W																								
Area	Pr08		XMIN							R/W																																
Def(ADR)-> Set 2's Comp.	Pr09		YMIN							R/W																																
for neg. values of X	Pr0A								X	MAX								R/W																								
and Y axis.	Pr0C								Y	мах								R/W																								
Read Write	Pr0C	D	N				\$0						RV	VPH				R/W																								
Pntr (RWP)	Pr0D						R	WPL								\$0		R/W																								
Undefined	Pr0E-Pr0F, Pr14-Pr15									\$0				ı				R/W																								
Drawing Pntr	Pr10	D	DN \$0 DPAH								R																															
(DP)	Pr11		DPAL DPD									R																														
Current Pntr(CP)->	Pr12									X								R																								
Set 2's Comp. for neg. values	Pr13	Y				Y							R																													

## **Advanced CRT Controller**

## **COMMAND TRANSFER MODES:**

Program Transfer and DMA Transfer are the two modes used to transfer commands and associated parameters issued by the MPU to the IA63484.

#### **Program Transfer:**

Program transfer occurs when the MPU specifies the FIFO entry address and then writes operation code/parameters to the write FIFO under program control. The MPU writes are normally synchronized with IA63484 FIFO status by software polling or interrupts.

## Software Polling (WFR, WFE interrupts disabled):

- MPU program checks the SR for WFR=1, and then writes 1-word operation code/parameters, or
- MPU program checks the SR for write WFE=1, and the writes 1- to 8-word operation code/parameters.

## Interrupt Driven (WFR, WFE interrupts enabled):

- MPU WFR interrupt service routine writes 1-word operation code/parameters, or
- MPU WFE interrupt service routine writes 1- to 8-word operation code/parameters.

#### **DMA Transfer:**

Commands and parameters can be transferred from MPU system memory by an external DMAC. The MPU initiates and terminates command DMA transfer mode under software control. Command DMA can also be terminated by assertion of the done\_n input.

Using command DMA transfer, the IA63484 will issue cycle stealing DMA requests to the DMAC when the write FIFO is empty. The DMA data is automatically sent from system memory to the IA63484 write FIFO regardless of the contents of the address register.

#### **Command Function:**

The IA63484 commands are divided into three groups, register access commands, data transfer commands, and graphic drawing commands.

## **Register access commands:**

Access to the drawing processor drawing parameter registers and the pattern RAM is through the read/write FIFOs using register access commands. When writing register access commands to an initially empty write FIFO, the MPU does not have to synchronize to write FIFO status. The IA63484 can fetch and execute these commands faster than the MPU can issue them.

#### **Data transfer commands:**

Data is moved between the host system memory and the frame buffer, or within the frame buffer using the data transfer commands. Before issuing these commands, a physical 20-bit frame buffer address must be specified in the RWP (read/write pointer) drawing parameter register.

## **Graphic Drawing Commands:**

The graphic drawing commands cause the IA63484 to draw. Graphic drawing is performed by modifying the contents of the frame buffer based on micro coded drawing algorithms in the IA63484 drawing processor. Parameters for these commands are specified using logical X-Y addressing. The display processor performs the complex task of translating a logical pixel address to a linear frame buffer word address, and further, selecting the proper sub field of the word.

Many instructions allow specification in either absolute or relative X-Y coordinates. In both cases, two's compliment numbers represent both positive and negative values.

Table 2 and Table 3 tabulate the IA63484 drawing commands and Op-Codes available.

**Table 2: IA63484 Command Table** 

Type	Mnemonic	<b>Command Name</b>	# (words)	CLK_2 Cycles
-	ORG	Origin	3	8
	WPR	Write Parameter Reg	2	6
Register Access Command	RPR	Read Parameter Reg	1	6
	WPTN	Write Pattern RAM	n+2	4n+8
	RPTN	Read Pattern RAM	2	4n+10
	DRD	DMA Read	3	$(4x+8)y+12(x*y/8) \uparrow (62\sim68)$
	DWT	DMA Write	3	(4x+8)y+16(x*y/8 ↑+34
	DMOD	DMA Modify	3	(4x+8)y+16(x*y/8 1+34
	RD	Read	1	12
Data Transfer Command	WT	Write	2	8
Data Transfer Command	MOD	Modify	2	8
	CLR	Clear	4	(2x+8)y+12
	SCLR	Selective Clear	4	(4x+8)y+12
	CPY	Сору	5	(6x+8)y+12
	SCPY	Selective Copy	5	(6x+8)y+12
	AMOVE	Absolute Move	3	56
	RMOVE	Relative Move	3	56
	ALINE	Absolute Line	3	P*L+18
	RLINE	Relative Line	3	P*L+18
	ARCT	Absolute Rectangle	3	2P(A+B)+54
	RRCT	Relative Rectangle	3	2P(A+B)+54
	APLL	Absolute Polyline	2n+2	$\sum (P * L + 16) + 8$
	RPLL	Relative Polyline	2n+2	$\sum (P * L + 16) + 8$
	APLG	Absolute Polygon	2n+2	$\sum (P * L + 16) + P * Lo + 20$
	RPLG	Relative Polygon	2n+2	$\sum (P * L + 16) + P * Lo + 20$
	CRCL	Circle	2	8d+66
Graphic Drawing Command	ELPS	Ellipse	4	10d+90
	AARC	Absolute Arc	5	8d+18
	RARC	Relative Arc	5	8d+18
	AEARC	Absolute Ellipse Arc	7	10d+96
	REARC	Relative Ellipse Arc	7	10d+96
	AFRCT	Absolute Filled Rectangle	3	(P*A+8)B+18
	RFRCT	Relative Filled Rectangle	3	(P*A+8)B+18
	PAINT	Paint	1	(18A+102)B-58(Applies to rectagular figures, varies for other shapes)
	DOT	Dot	1	8
	PTN	Pattern	2	(P*A+10)B+20
	AGCPY	Absolute Graphic Copy	5	((P+2)A+10)B+70
	RGCPY	Relative Graphic Copy	5	((P+2)A+10)B+70

**Table 3: Opcode Map** 

OBC	Туре	Mnemonic	<b>Operation Code</b>		Pa	rametei	r		
Register Access Command   RPR	VI	ORG	000001000000000	DPH I	OPL				-
WPTN		WPR	0000100000RN	D					
RPTN	Register Access Command	RPR	00001100000RN						-
DRD	_	WPTN	000110000000 PRA	n	D1,,D	n			
DWT		RPTN	000111000000 PRA	n					-
DMOD		DRD	00100100000000000	AX	AY				
RD		DWT	00101000000000000	AX	AY				-
Data Transfer Command		DMOD	00101100000000 MM	AX	AY				
Data Transfer Command		RD	0100010000000000						
MOD		WT	01001000000000000	D					-
SCLR	Data Transfer Command	MOD	0 1 0 0 1 1 0 0 0 0 0 0 0 0 MM	D					
CPY		CLR	01011000000000000	D	AX	AY			-
SCPY		SCLR	0 1 0 1 1 1 0 0 0 0 0 0 0 0 MM	D	AX	AY			
AMOVE		CPY	00110S DSD 00000000	SAH	SAL	AX	AY		
RMOVE		SCPY	01 1 1 1 S DSD 0 0 0 0 0 0 MM	SAH	SAL	AX	AY		
ALINE		AMOVE	100000000000000000	X	Y				
RLINE		RMOVE	10000100000000000	dX	dY				
ARCT 10010000 AREA COL OPM X Y RRCT 10010100 AREA COL OPM dX dY  APLL 10011100 AREA COL OPM n XI,Y1,XN,YN  RPLL 10011100 AREA COL OPM n dXI,dY1,dXN,dYN  APLG 10100100 AREA COL OPM n dX1,dY1,dXN,dYN  APLG 10100100 AREA COL OPM n XI,Y1,XN,YN  RPLG 10100100 AREA COL OPM n dX1,dY1,dXN,dYN  CRCL 1010100 C AREA COL OPM r  ELPS 1010110 C AREA COL OPM r  ELPS 10101100 C AREA COL OPM a b DX  AARC 1011000 C AREA COL OPM dXc dYc dXe dYe  RARC 1011010 C AREA COL OPM dXc dYc dXe dYe  REARC 1011110 C AREA COL OPM a b dXc dYc dXe dYe  REARC 1011110 C AREA COL OPM A b dXc dYc dXe dYe  REARC 1011110 C AREA COL OPM A b dXc dYc dXe dYe  REARC 1011110 C AREA COL OPM A b dXc dYc dXe dYe  REARC 1011110 C AREA COL OPM A b dXc dYc dXe dYe  AFRCT 11000100 AREA COL OPM A b dX dY  PAINT 1100100 AREA COL OPM AX Y  RFRCT 11000100 AREA COL OPM BX Y  PAINT 11001100 E AREA COL OPM BX Y  PAINT 11001100 AREA COL OPM SZ  AGCPY 1110 S DSD AREA COL OPM SZ  AGCPY 1110 S DSD AREA O 0 OPM XS YS DX DY		ALINE	10001000 AREA COL OPM	X	Y				
RRCT		RLINE	10001100 AREA COL OPM	dX	dY				
APLL 10011000 AREA COL OPM n X1,Y1,XN,YN  RPLL 10011100 AREA COL OPM n dX1,dY1dXN,dYN  APLG 10100100 AREA COL OPM n X1,Y1,XN,YN  RPLG 10100100 AREA COL OPM n dX1,dY1dXN,dYN  CRCL 1010100 C AREA COL OPM r  ELPS 1010110 C AREA COL OPM a b DX  AARC 1011000 C AREA COL OPM dX dY dY dXe dYe  RARC 1011100 C AREA COL OPM a b Xc Yc Xe Ye  RARC 1011100 C AREA COL OPM a b Xc Yc Xe Ye  REARC 1011110 C AREA COL OPM a b Xc Yc Xe Ye  REARC 1011100 C AREA COL OPM a b Xc Yc Xe Ye  REARC 1011110 C AREA COL OPM AX dY  FEARC 1011110 C AREA COL OPM AX Y  REARC 1011110 C AREA COL OPM AX Y  REARC 1010100000 AREA COL OPM AX Y  RFRCT 11000000 AREA COL OPM AX Y  RFRCT 11000100 AREA COL OPM AX Y  RFRCT 11000100 AREA COL OPM AX Y  PAINT 1100100 E AREA OL OPM AX AY  PAINT 11001100 AREA COL OPM BX AY  PAINT 11001100 AREA COL OPM AX AY  PAINT 11001100 AREA COL OPM AX AY  PAINT 11001100 AREA COL OPM BX  AGCPY 1110S DSD AREA OL OPM XS YS DX DY		ARCT	10010000 AREA COL OPM	X	Y				
RPLL		RRCT	10010100 AREA COL OPM	dX	dY				
APLG 10100000 AREA COL OPM n X1,Y1,XN,YN  RPLG 1010100 AREA COL OPM n dX1,dY1,dXN,dYN  CRCL 10101010 C AREA COL OPM r  ELPS 1010110 C AREA COL OPM a b DX  AARC 1011000 C AREA COL OPM Xc Yc Xe Ye  RARC 1011010 C AREA COL OPM dXc dYc dXe dYe  AEARC 1011110 C AREA COL OPM a b Xc Yc Xe Ye  REARC 1011110 C AREA COL OPM a b Xc Yc Xe Ye  REARC 1011110 C AREA COL OPM a b Xc Yc Xe Ye  REARC 1011110 C AREA COL OPM A b Xc Yc Xe Ye  REARC 1011110 C AREA COL OPM A b dXc dYc dXe dYe  REARC 1011110 C AREA COL OPM A b dXc dYc dXe dYe  AFRCT 11000000 AREA COL OPM X Y  RFRCT 11000100 AREA COL OPM A AREA COL OPM A B B D DXC DYC DYC DYC DYC DYC DYC DYC DYC DYC DY		APLL	10011000 AREA COL OPM	n	X1,Y1,.	XN,YN			
RPLG		RPLL	10011100 AREA COL OPM	n	dX1,dY	1,dXN,dY	'N		
CRCL		APLG	10100000 AREA COL OPM	n	X1,Y1,.	XN,YN			
ELPS		RPLG	10100100 AREA COL OPM	n	dX1,dY	1,dXN,dY	'N		
AARC 1011000 C AREA COL OPM XC YC Xe YE RARC 1011010 C AREA COL OPM dXc dYc dXe dYe AEARC 1011100 C AREA COL OPM a b Xc Yc Xe Ye REARC 1011110 C AREA COL OPM a b dXc dYc dXe dYe AFRCT 11000000 AREA COL OPM X Y RFRCT 11000100 AREA COL OPM dX dY PAINT 1100100 E AREA 0 0 000 DOT 11001100 AREA COL OPM PTN 1101SL SD AREA COL OPM SZ AGCPY 1110S DSD AREA 0 0 OPM Xs Ys DX DY		CRCL	1010100C AREA COL OPM	r					
RARC         1011010 C AREA COL OPM         dXc         dYc         dXe         dYe           AEARC         1011110 C AREA COL OPM         a         b         Xc         Yc         Xe         Ye           REARC         1011110 C AREA COL OPM         a         b         dXc         dYc         dXe         dYe           AFRCT         11000000 AREA COL OPM         X         Y         Y         RFRCT         1100100 AREA COL OPM         dX         dY         Y         PAINT         1100100 AREA COL OPM         SZ         SZ         AGCPY         1101S DSD AREA COL OPM         SZ         AGCPY         DX         DY         DY	Graphic Drawing Command	ELPS	1010110 C AREA COL OPM	a	b	DX			
AEARC 10111100 C AREA COL OPM a b Xc Yc Xe Ye REARC 1011110 C AREA COL OPM a b dXc dYc dXe dYe AFRCT 11000000 AREA COL OPM X Y RFRCT 11000100 AREA COL OPM dX dY PAINT 1100100 E AREA 0 0 000 DOT 11001100 AREA COL OPM PTN 1101SL SD AREA COL OPM SZ AGCPY 1110S DSD AREA 0 0 OPM Xs Ys DX DY		AARC	1011000C AREA COL OPM	Xc	Yc	Xe	Ye		
REARC         10111110 C AREA COL OPM         a         b         dXc         dYc         dXe         dYe           AFRCT         11000000 AREA COL OPM         X         Y           RFRCT         11000100 AREA COL OPM         dX         dY           PAINT         1100100 E AREA 0 0 000           DOT         11001100 AREA COL OPM         SZ           PTN         1101SL SD AREA COL OPM         SZ           AGCPY         1110S DSD AREA 0 0 OPM         Xs         Ys         DX         DY		RARC	1011010C AREA COL OPM	dXc	dYc	dXe	dYe		
AFRCT 11000000 AREA COL OPM X Y  RFRCT 11000100 AREA COL OPM dX dY  PAINT 1100100 E AREA 0 0 000  DOT 11001100 AREA COL OPM  PTN 1101SL SD AREA COL OPM SZ  AGCPY 1110S DSD AREA 0 0 OPM Xs Ys DX DY		AEARC	1011100C AREA COL OPM	a	b	Xc	Yc	Xe	Ye
RFRCT         11000100 AREA COL OPM         dX         dY           PAINT         1100100 E AREA 0 0 000         000           DOT         11001100 AREA COL OPM         SZ           PTN         1101SL SD AREA COL OPM         SZ           AGCPY         1110S DSD AREA 0 0 OPM         Xs         Ys         DX         DY		REARC	1011110 C AREA COL OPM	a	b	dXc	dYc	dXe	dYe
PAINT 1100100 E AREA 0 0 000  DOT 11001100 AREA COL OPM  PTN 1101SL SD AREA COL OPM SZ  AGCPY 1110 S DSD AREA 0 0 OPM Xs Ys DX DY		AFRCT	1 1 0 0 0 0 0 0 AREA COL OPM	X	Y				
DOT         11001100 AREA COL OPM           PTN         1101SL SD AREA COL OPM         SZ           AGCPY         1110S DSD AREA 0 0 OPM         Xs         Ys         DX         DY		RFRCT	11000100 AREA COL OPM	dX	dY				
PTN         1 1 0 1 SL SD AREA COL OPM         SZ           AGCPY         1 1 1 0 S DSD AREA 0 0 OPM         Xs         Ys         DX         DY		PAINT	1100100E AREA 0 0 000						
AGCPY 1110S DSD AREA 0 0 OPM Xs Ys DX DY		DOT	11001100 AREA COL OPM			•			
		PTN	1 1 0 1 SL SD AREA COL OPM	SZ					
RGCPY 1111S DSD AREA 0 0 OPM dXs dYs dDX dDY		AGCPY	1110S DSD AREA 0 0 OPM	Xs	Ys	DX	DY		
		RGCPY	1111S DSD AREA 0 0 OPM	dXs	dYs	dDX	dDY		

## **Preliminary Data Sheet**

## **Advanced CRT Controller**

## **AC/DC PARAMETERS:**

Absolute maximum ratings:	
Operating Temperature	0°C to $+70$ °C
Storage Temperature	
V <sub>CC</sub> Supply Voltage	
Input Voltage Range	0.3V to +4.6V
Allowable Input Current	
Total Allowable Input Current	
1	
Recommended Operating Conditions (@ 20 MHz):	
Power Supply V <sub>CC</sub>	4.75V to 5.25V
Input Low Voltage V <sub>IL</sub>	
Input High Voltage V <sub>IH</sub>	
Operating Temperature Range	
- L0L	

## **DC Characteristics:**

Item		Symbol	Min	Max	Unit	<b>Test Conditions</b>
Input High Level	All Inputs	$V_{IH}$	2.2	-	V	20 MHz
Voltage						
Input Low Level	All Inputs	$V_{IL}$	-	0.8	V	20 MHz
Voltage						
Input Leak	rw_n, cs_n, rs, res_n,	$I_{in}$	-10	10	uA	$V_{SS}$ to $V_{CC}$
Current	dack_n, clk_2, lpstb					
Hi-Z Input	d[15:0], mad[15:0],	I <sub>TSI</sub>	-10	10	uA	V <sub>SS</sub> to V <sub>CC</sub>
Current	exsync_n					
Output High	d[15:0], mad[15:0],	V <sub>OH</sub>	3.5		V	$I_{OH} = 2mA$ ,
Level Voltage	exsync_n, cud1_n,					4mA,
	cud2_n, dreq_n,					8mA,
	dtack_n, hsync_n,					12mA,
	vsync_n, mrd,					16mA
	draw_n, as_n,					
	disp1_n, disp2_n, chr,					
	mcyc, ra4, ma16/ra0,					
	ma19/ra3					7 0 4
Output Low	d[15:0], mad[15:0],	$V_{OL}$		0.4	V	$I_{OL} = 2mA$ ,
Level Voltage	exsync_n, cud1_n,					4mA,
	cud2_n, dreq_n,					8mA,
	dtack_n, hsync_n,					12mA,
	vsync_n, mrd,					16mA
	draw_n, as_n,					
	disp1_n, disp2_n, chr,					
	mcyc, ra4, ma16/ra0, ma19/ra3					
	111413/149					
	irq_n, done_n					
	iiq_ii, uone_n	$V_{OL}$		0.4	V	
Output Leak	irq_n, done_n	I <sub>LOD</sub>		TBD	uA	$V_{OH} = V_{CC}$
Current(Hi-Z)	114_11, 40110_11	100			u21	VON — VCC
Carrent(in 2)						

## IA63484 Advanced CRT Controller

# **Preliminary Data Sheet**

Item		Symbol	Min	Max	Unit	<b>Test Conditions</b>
Input Capacitance	d[15:0], mad[15:0], exsync_n, rw_n, cs_n, rs, res_n, dack_n, clk_2, lpstb	C <sub>IN</sub>		4	pF	TBD
Output Capacitance	irq_n, done_n	C <sub>OUT</sub>		4	pF	TBD
Current- Consumption		Icc		TBD	mA	20 MHz

 $(V_{CC} = 5.0V + 5\%, V_{SS} = 0V, Ta = 0 \text{ to } 70^{\circ}\text{C}, \text{ unless otherwise noted.})$ 

 $Page\ 23\ of\ 32$ 

## IA63484 Advanced CRT Controller

## **AC Characteristics:**

## **Clock Timing:**

Item	Symbol			Unit
		Min	Max	
Operation Frequency of clk_2	f	1	20	MHz
Clock Cycle Time	t <sub>CYC</sub>	50	1000	ns
Clock High Level Pulse Width	t <sub>PWCH</sub>	20	500	ns
Clock Low Level Pulse Width	t <sub>PWCL</sub>	20	500	ns
Clock Rise Time	t <sub>cr</sub>		5	ns
Clock Fall Time	$t_{\mathrm{cf}}$		5	ns

## **MPU Read / Write Cycle Timing:**

Item	Symbol			Unit
		Min	Max	
rw_n Setup Time	$t_{RWS}$	25		ns
rw_n Hold Time	t <sub>RWH</sub>	0		ns
rs Setup Time	t <sub>RSS</sub>	25		ns
rs Hold Time	$t_{ m RSH}$	0		ns
cs_n Setup Time	t <sub>CSS</sub>	20		ns
cs_n High Level Width	t <sub>WCSH</sub>	30		ns
Read Wait Time	$t_{\mathrm{RWAI}}$	0		ns
Read Data Access Time	$t_{RDAC}$		40	ns
Read Data Hold Time	t <sub>RDH</sub>	5		ns
Read Data Turn Off Time	$t_{ m RDZ}$		30	ns
dtack_n Delay Time (Z to L)	t <sub>DTKZL</sub>		35	ns
dtack_n Delay Time (D to L)	t <sub>DTKDL</sub>	0		ns
dtack_n Release Time (L to H)	t <sub>DTKLH</sub>		40	ns
dtack_n Turn Off Time (H to Z)	t <sub>DTKZ</sub>		50	ns
Data Bus 3-State Recovery Time 1	t <sub>DBRT1</sub>	0		ns
Write Wait Time	t <sub>WWAI</sub>	0		ns
Write Data Setup Time	t <sub>WDS</sub>	20		ns
Write Data Hold Time	$t_{ m WDH}$	5		ns

## **AC Characteristics (continued):**

## **DMA Read / Write Cycle Timing:**

Item	Symbol			Unit
ACH	3,111,01	Min	Max	
dreq_n Delay Time 1	$t_{\mathrm{DRQD1}}$		55	ns
dreq_n Delay Time 2	$t_{ m DRQD2}$		35	ns
DMA r / w_n Setup Time	t <sub>DMRWS</sub>	25		ns
DMA r / w_n Hold Time	t <sub>DMRWH</sub>	0		ns
dack_n Setup Time	t <sub>DAKS</sub>	20		ns
dack_n Hold Time	t <sub>WDAKH</sub>	30		ns
DMA Read Wait Time	$t_{ m DRW}$	0		ns
DMA Read Data Access Time	t <sub>DRDAC</sub>		40	ns
DMA Read Data Hold Time	t <sub>DRDH</sub>	5		ns
DMA Read Data Turn Off Time	$t_{ m DRDZ}$		30	ns
DMA dtack_n Delay Time (Z to L)	t <sub>DDTZL</sub>		35	ns
DMA dtack_n Delay Time (D to L)	t <sub>DDTDL</sub>	0		ns
DMA dtack_n Release Time (L to H)	t <sub>DDTLH</sub>		40	ns
DMA dtack_n Turn Off Time (H to Z)	t <sub>DDTHZ</sub>		50	ns
done_n Output Delay Time	t <sub>DND</sub>		35	ns
done_n Output Turn Off Time	t <sub>DNL2</sub>		40	ns
Data Bus 3-State Recovery Time 2	$t_{ m DBRT2}$	0		ns
done_n Input Pulse Width	$t_{ m DNPW}$	2		$t_{\rm CYC}$
DMA Write Wait Time	$t_{ m DWW}$	0		ns
DMA Write Data Setup Time	$t_{ m DWDS}$	20		ns
DMA Write Data Hold Time	t <sub>DWDH</sub>	5		ns

## **AC Characteristics (continued):**

## Frame Memory Read / Write Cycle Timing:

Item	Symbol			Unit
		Min	Max	
as_n "Low" Level Pulse Width	t <sub>PWASL</sub>	10		ns
Memory Address Hold Time 2	$t_{ m MAH2}$	5		ns
as_n Delay Time 1	${ m t_{ASD1}}$		25	ns
as_n Delay Time 2	${ m t_{ASD2}}$	5	20	ns
Memory Address Delay Time	$t_{MAD}$	5	25	ns
Memory Address Hold Time 1	$t_{ m MAH1}$	10		ns
Memory Address Turn Off Time (A to Z)	$t_{ m MAAZ}$		20	ns
Memory Read Data Setup Time	$t_{ m MRDS}$	15		ns
Memory Read Data Hold Time	$t_{ m MRDH}$	0		ns
ma_ra Delay Time	$t_{MARAD}$		30	ns
ma_ra Delay Time	$t_{MARAH}$	5		ns
MCYC Delay Time	t <sub>MCYCD</sub>	5	20	ns
mrd Delay Time	$t_{ m MRDD}$		25	ns
mrd Hold Time	t <sub>MRH</sub>	5		ns
draw_n Delay Time	$t_{\mathrm{DRWD}}$		25	ns
draw_n Hold Time	t <sub>DRWH</sub>	5		ns
Memory Write Data Delay Time	t <sub>MWDD</sub>		25	ns
Memory Write Data Hold Time	t <sub>MWDH</sub>	5		ns
Memory Address Setup Time 1	t <sub>MAS1</sub>	5		ns
Memory Address Setup Time 2	t <sub>MAS2</sub>	5		ns

NOTE:  $t_{\,MAD}$  is independent of clk\_2 operation frequency (f) and timing of  $t_{\,ASD2}$  and  $t_{\,MAS1}$ 

## **AC Characteristics (continued):**

## **Display Control Signal Output Timing:**

Item	Symbol			Unit
		Min	Max	
hsync_n Delay Time	$t_{HSD}$		25	ns
vsync_n Delay Time	$t_{ m VSD}$		25	ns
disp1_n, disp2_n Delay Time	$t_{ m DSPD}$		25	ns
cud1_n, cud2_n Delay Time	$t_{CUDD}$		25	ns
exsync_n Output Delay Time	$t_{\rm EXD}$	10	25	ns
chr delay time	t <sub>CHD</sub>		25	ns

#### exsync\_n Input Timing:

Item	Symbol			Unit
		Min	Max	
exsync_n Input Pulse Width	$t_{\rm EXSW}$	3		$t_{\rm CYC}$
exsync_n Input Setup Time	$t_{E\!X\!S}$	15		ns
exsync_n Input Hold Time	t <sub>EXH</sub>	5		ns

## lpstb Input Timing:

Item	Symbol			Unit
		Min	Max	
lpstb Uncertain Time 1	$t_{\mathrm{LPD1}}$	25		ns
lpstb Uncertain Time 2	$t_{\mathrm{LPD2}}$	5		ns
lpstb Input Hold Time	$t_{\mathrm{LPH}}$	5		ns
lpstb Input Inhibit Time	$t_{LPI}$	4		$t_{\mathrm{CYC}}$

#### res\_n and dack\_n Input Timing:

Item	Symbol			Unit
		Min	Max	
dack_n Setup Time for res_n	$t_{\mathrm{DAKSR}}$	50		ns
dack_n Holt Time for res_n	$t_{\mathrm{DAKHR}}$	0		ns
res_n Input Pulse Width	$t_{RES}$	10		t <sub>CYC</sub>

Figure 12: DMA Write Cycle Timing




Figure 13: Display Cycle Timing





Figure 14: Frame Memory Refresh & Video Attributes Output Cycle Timing



**Figure 15: Display Control Signal Output Timing** 




Figure 16: Input Timing exsync\_n




Figure 17: Input Timing (Single Access Mode) lpstb








Figure 18: Input Timing (Dual Access Mode) lpstb



## **PLCC Packaging Dimensions:**







loc	Lead Count = 68		
Symbol	MIN (Millimeters)	MAX (Millimeters)	
A	4.20	5.08	
A1	2.29	3.30	
D	25.02	25.27	
D1	24.13	24.33	
Е	25.02	25.27	
E1	24.13	24.33	
e	1.27 BSC		

## **ORDERING INFORMATION:**

Table 1:

Part Number	Temperature Grade	Package
IA63484-PLC68C	Commercial	68 lead Plastic Leaded Chip Carrier (PLCC)

Contact InnovASIC for other package and processing options.

## **CROSS REFERENCE TO OEM PART NUMBERS:**

innovASIC Part Number	Hitachi Part Number
IA63484-PLC68C	□ HD63484CP4
	□ HD63484CP6
	□ HD63484CP8
	□ HD63484CP98

## ERRATA:

The IA63484 is intended to be a "plug-and-play" drop-in (form, fit, functional) replacement for the original Hitachi<sup>®</sup> HD63484. It should be noted that the elliptical arc drawing functions (EARC, AERC, and REARC) draw elliptical arcs, but use different algorithms than the original Hitachi integrated circuit and may appear different.