

Engineering Specification

Type 14.1 SXGA+ Color TFT/LCD Module Model Name:IASX16H

Document Control Number: OEM I-916H-03

Note: Specification is subject to change without notice. Consequently it is better to contact to International Display Technology before proceeding with the design of your product incorporating this module.

Sales Support International Display Technology



i Contents

- i Contents
- ii Record of Revision
- 1.0 Handling Precautions
- 2.0 General Description
- 2.1 Characteristics
- 2.2 Functional Block Diagram
- 3.0 Absolute Maximum Ratings
- 4.0 Optical Characteristics
- 5.0 Signal Interface
- 5.1 Connectors
- 5.2 Interface Signal Connector
- 5.3 Interface Signal Description
- 5.4 Interface Signal Electrical Characteristics
- 5.4.1 Signal Electrical Characteristics for LVDS Receiver
- 5.4.2 LVDS Receiver Internal Circuit
- 5.4.3 Recommended Guidelines for Motherboard PCB Design and Cable Selection
- 5.5 Inverter Signal Connector
- 5.6 Inverter Signal Description
- 5.7 Inverter Signal Electrical Characteristics
- 6.0 Pixel format image
- 7.0 Interface Timings
- 7.1 Timing Characteristics
- 7.2 Timing Definition
- 8.0 Power Consumption
- 9.0 Power ON/OFF Sequence
- 10.0 Mechanical Characteristics
- 11.0 National Test Lab Requirement

April 15,2002 OEM I-916H-03 2/29



ii Record of Revision

| Date | Document Revision | Page | Summary |
|-----------------|----------------------|---------------------------------|---|
| December 5,2001 | OEM I-916H-01 | All | First Edition for customer. Based on Internal Spec. EC H31250 as of November 9,2001. To adopt a "Burst Mode Inverter". |
| February 7,2002 | OEM I-916H-02 | 6 15 16 18 20 23 | Based on Internal Spec. as of December 3,2001. To update Backlight Power Consumption. To update Physical Size. To update Timing Requirements. To add Figure of Timing Definition. To update Input Circuit of LVDS Signals. To add Brightness. To update Timing Characteristics. |
| April 15,2002 | OEM I-916H-03 | 6 8 9 17 20 21 | Based on Internal Spec. EC H31252 as of April 11,2002. To update Contrast Ratio, Weight and Physical Size. To update the value of Shock. To update Contrast Ratio, Response Time and Color Chromaticity. To update Timing Definition (detail A). To add Cycle Modulation Rate. To update Inverter Signal Electrical Characteristics. To update the SMData versus the Luminance. |



1.0 Handling Precautions

- If any signals or power lines deviate from the power on/off sequence, it may cause shorten the life of the LCD module.
- The LCD panel and the CFL are made of glass and may break or crack if dropped on a hard surface, so
 please handle them with care.
- CMOS ICs are included in the LCD panel. They should be handled with care, to prevent electrostatic discharge.
- Do not press the reflector sheet at the LCD module to any directions.
- Do not stick the adhesive tape on the reflector sheet at the back of the LCD module.
- Please handle with care when mount in the system cover. Mechanical damage for lamp cable/lamp connector may cause safety problems.
- Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (2.11, IEC60950 or UL1950), or be applied exemption conditions of flammability requirements (4.4.3.3, IEC60950 or UL1950) in an end product.
- The fluorescent lamp in the liquid crystal display(LCD) contains mercury. Do not put it in trash that is disposed of in landfills. Dispose of it as required by local ordinances or regulations.
- Never apply detergent or other liquid directly to the screen.
- Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth; do not use solvents or abrasives.
- · Do not touch the front screen surface in your system, even bezel.
 - The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by International Display Technology for any infringements of patents or other right of the third partied which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of International Display Technology or others.
 - The information contained herein may be changed without prior notice. It is therefore advisable to contact International Display Technology before proceeding with the design of equipment incorporating this product.

April 15,2002 OEM I-916H-03 4/29



2.0 General Description

This specification applies to the Type 14.1 Color TFT/LCD Module 'IASX16H'.

This module is designed for a display unit of notebook style personal computer.

The screen format and electrical interface are intended to support the SXGA+ $(1400(H) \times 1050(V))$ screen.

Support color is native 262k colors (RGB 6-bit data driver).

All input signals are LVDS interface compatible. This module contains an inverter card for backlight.



2.1 Characteristics


The following items are characteristics summary on the table under 25 degree C condition:

| | nimary on the table under 25 degree C condition: |
|---|---|
| ITEMS | SPECIFICATIONS |
| Screen Diagonal [mm] | 357 |
| Active Area [mm] | 285.6(H) x 214.2(V) |
| Pixels H x V | 1400(x3) x 1050 |
| Pixel Pitch [mm] | 0.204(per one triad) x 0.204 |
| Pixel Arrangement | R.G.B. Vertical Stripe |
| Display Mode | Normally White |
| Typical White Luminance [cd/m²] SMData=00H: | 170 Typ., 145 Min. (5 Points average) |
| Contrast Ratio | 250 : 1 Typ. |
| Optical Rise Time + Fall Time [msec] | 50 Max. |
| Nominal Input Voltage [Volt] (VDD) | +3.3 Typ. |
| Power Consumption [watt] (VDD Line) | 1.8 Тур. |
| Backlight Power Consumption [watt] SMData=00H | 5.1 Typ. |
| Weight [grams] | 445 Max.(with Inverter) |
| Physical Size [mm] | 299.0(W) Typ. x 239.4(H) Typ. x 5.5(D) Max. (with Inverter) |
| Electrical Interface (Logic) | 8 pairs LVDS(R/G/B Data (6-bit), 3 sync signals, Clock), EEDID(clock, data) |
| Electrical Interface (Inverter) | SMB_CLK,SMB_DAT,FPVEE |
| Support Color | Native 262K colors (RGB 6-bit data driver) |
| Temperature Range (degree C) | |
| Operating | 0 to +50 |
| Storage (Shipping) | -20 to +60 |



2.2 Functional Block Diagram

The following diagram shows the functional block of the Type 14.1 Color TFT/LCD Module:





3.0 Absolute Maximum RatingsAbsolute maximum ratings of the module is as follows:

| Item | Symbol | Min | Max | Unit | Conditions |
|-------------------------|--------------------|------|----------------|--------------|-------------------------------|
| Supply Voltage | VDD | -0.3 | +4.0 | V | |
| | 5VSUS, 5VALW | -0.3 | +5.5 | V | |
| | PWR_SRC | -0.3 | +25 | V | |
| Input Voltage of Signal | Vin | -0.3 | +VDD+0.3 | V | |
| | FPVEE | -0.3 | 5.5 | V | |
| | SMB_CLK SMB_DAT | -1.0 | 7.0 | V | |
| Operating Temperature | TOP | 0 | +50 | deg.C | Note 1 |
| Operating Humidity | HOP | 8 | 95 | %RH | Note 1 |
| Storage Temperature | TST | -20 | +60 | deg.C | Note 1 |
| Storage Humidity | HST | 5 | 95 | %RH | Note 1 |
| Vibration | | | 1.5 10-200 | G Hz | |
| Shock | | | 50 18 220 2 | G ms G ms | Rectangle Wave Half Sine Wave |

Note 1: Maximum Wet-Bulb should be 39 degree C and No condensation.



4.0 Optical Characteristics

The optical characteristics are measured under stable conditions as follows under 25 degree C condition:

| Item | Conditions | | Specification | |
|--------------------|------------|---------|---------------|----------|
| | | | Тур. | Note |
| Viewing Angle | Horizonta | ` ` , | 40 | - |
| (Degrees) | K≧10 | (Left) | 40 | - |
| | Vertical | (Upper) | 15 | - |
| K:Contrast Ratio | K≧10 | (Lower) | 30 | - |
| Contrast ratio | | | 250 | - |
| Response Time (ms) | Rising + | Falling | - | 50 Max. |
| Color | Red | х | 0.569 | - |
| Chromaticity | Red | у | 0.332 | - |
| (CIE) | Green | Х | 0.312 | - |
| | Green | у | 0.544 | - |
| | Blue | X | 0.149 | - |
| | Blue | у | 0.132 | - |
| | White | X | 0.313 | - |
| | White | у | 0.329 | - |
| White Luminance | | | 170 | 145 Min. |
| (cd/m²) SMData=00H | | | 5 Points | |
| | | | Average | |



5.0 Signal Interface

5.1 Connectors

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

| Connector Name / Designation | For Signal Connector |
|------------------------------|---|
| Manufacturer | JAE |
| Type / Part Number | FI-XB30SL-HF10 |
| Mating Type / Part Number | FI-X30M, FI-X30C2L, FI-X30ML(Lock Type) |

| Connector Name / Designation | For Inverter Connector | | | |
|------------------------------|------------------------|--|--|--|
| Manufacturer | HONDA TSUSHIN KOGYO | | | |
| Type / Part Number | LVC-D20SFYG | | | |
| Mating Type / Part Number | LVC-C20LPMSG | | | |



5.2 Interface Signal Connector

| Pin # | Signal Name |
|-------|----------------------------------|
| 1 | FG (GND) |
| 2 | GND |
| 3 | VDD |
| 4 | VDD |
| 5 | V _{EEDID} (Note 2,3) |
| 6 | NC (Reserved, Note 1) |
| 7 | CLK _{EEDID} (Note 2,4) |
| 8 | Data _{EEDID} (Note 2,4) |
| 9 | ReIN0- (Note 5) |
| 10 | ReIN0+(Note 5) |
| 11 | GND |
| 12 | ReIN1-(Note 5) |
| 13 | ReIN1+(Note 5) |
| 14 | GND |
| 15 | ReIN2-(Note 5) |
| 16 | ReIN2+(Note 5) |

| Pin # | Signal Name |
|-------|------------------|
| 17 | GND |
| 18 | ReCLKIN-(Note 5) |
| 19 | ReCLKIN+(Note 5) |
| 20 | GND |
| 21 | RoIN0-(Note 5) |
| 22 | RoIN0+(Note 5) |
| 23 | GND |
| 24 | RoIN1-(Note 5) |
| 25 | RoIN1+(Note 5) |
| 26 | GND |
| 27 | RoIN2-(Note 5) |
| 28 | RoIN2+(Note 5) |
| 29 | GND |
| 30 | RoCLKIN-(Note 5) |
| 31 | RoCLKIN+(Note 5) |
| 32 | FG (GND) |

Note:

- 1. 'Reserved' pins are not allowed to connect any other line.
- 2. This LCD Module complies with "VESA ENHANCED EXTENDED DISPLAY IDENTIFICATION DATA STANDARD Release A, Revision 1" and supports "EEDID version 1.3". This module uses Serial EEPROM BR24C02FV (ROHM) or compatible as a EEDID function.
- 3. V_{EEDID} power source shall be the current limited circuit which has not exceeding 1A. (Reference Document : "Enhanced Display Data Channel (E-DDC™) Proposed Standard", VESA)
- 4. Both CLK_{EEDID} line and Data_{EEDID} line are pulled-up with 10K ohm resistor to V_{EEDID} power source line at LCD panel, respectively.
- 5. Voltage levels of all input signals are LVDS compatible. Refer to "Signal Electrical Characteristics for LVDS(*)", for voltage levels of all input signals



5.3 Interface Signal Description

| 2 0 3 V 4 V 5 V 6 N 7 0 | GND VDD Veedid NC CLKeedid DATAeedid ReINO- ReINO+ GND ReIN1- | Frame Ground Ground +3.3V Power Supply +3.3V Power Supply DDC 3.3V Power Supply DDC Clock DDC Clock DDC Data Negative LVDS differential data input (Even R0-R5, G0) Positive LVDS differential data input (Even R0-R5, G0) Ground |
|--|---|---|
| 3 V 4 V 5 V 6 N 7 C | VDD Veedid NC CLKeedid DATAeedid ReIN0- ReIN0+ GND | +3.3V Power Supply +3.3V Power Supply DDC 3.3V Power Supply Reserved DDC Clock DDC Data Negative LVDS differential data input (Even R0-R5, G0) Positive LVDS differential data input (Even R0-R5, G0) Ground |
| 4 V 5 V 6 N 7 C 8 E | VDD Veedid NC CLKeedid DATAeedid ReIN0- ReIN0+ GND | +3.3V Power Supply DDC 3.3V Power Supply Reserved DDC Clock DDC Data Negative LVDS differential data input (Even R0-R5, G0) Positive LVDS differential data input (Even R0-R5, G0) Ground |
| 5 V 6 N 7 C 8 E | Veedid NC CLKeedid DATAeedid ReIN0- ReIN0+ GND | DDC 3.3V Power Supply Reserved DDC Clock DDC Data Negative LVDS differential data input (Even R0-R5, G0) Positive LVDS differential data input (Even R0-R5, G0) Ground |
| 6 N 7 C 8 E | NC CLKeedid DATAeedid ReINO- ReINO+ GND | Reserved DDC Clock DDC Data Negative LVDS differential data input (Even R0-R5, G0) Positive LVDS differential data input (Even R0-R5, G0) Ground |
| 7 C | CLKeedid DATAeedid ReINO- ReINO+ GND | DDC Clock DDC Data Negative LVDS differential data input (Even R0-R5, G0) Positive LVDS differential data input (Even R0-R5, G0) Ground |
| 8 C | DATAeedid ReINO- ReINO+ GND | DDC Data Negative LVDS differential data input (Even R0-R5, G0) Positive LVDS differential data input (Even R0-R5, G0) Ground |
| | ReIN0- ReIN0+ GND | Negative LVDS differential data input (Even R0-R5, G0) Positive LVDS differential data input (Even R0-R5, G0) Ground |
| 9 F | ReIN0+ GND | Positive LVDS differential data input (Even R0-R5, G0) Ground |
| | GND | Ground |
| | | |
| | ReIN1- | |
| | | Negative LVDS differential data input (Even G1-G5, B0-B1) |
| | ReIN1+ | Positive LVDS differential data input (Even G1-G5, B0-B1) |
| | GND | Ground |
| | ReIN2- | Negative LVDS differential data input (Even B2-B5, HSYNC, VSYNC, DSPTMG) |
| | ReIN2+ | Positive LVDS differential data input (Even B2-B5, HSYNC, VSYNC, DSPTMG) |
| | GND | Ground |
| | ReCLKIN- | Negative LVDS differential clock input (Even) |
| | ReCLKIN+ | Positive LVDS differential clock input (Even) |
| | GND | Ground |
| | RoIN0- | Negative LVDS differential data input (Odd R0-R5, G0) |
| | RoIN0+ | Positive LVDS differential data input (Odd R0-R5, G0) |
| 23 | GND | Ground |
| 24 F | RoIN1- | Negative LVDS differential data input (Odd G1-G5, B0-B1) |
| 25 F | RoIN1+ | Positive LVDS differential data input (Odd G1-G5, B0-B1) |
| 26 | GND | Ground |
| 27 F | RoIN2- | Negative LVDS differential data input (Odd B2-B5) |
| 28 F | RoIN2+ | Positive LVDS differential data input (Odd B2-B5) |
| 29 (| GND | Ground |
| 30 F | RoCLKIN- | Negative LVDS differential clock input (Odd) |
| 31 F | RoCLKIN+ | Positive LVDS differential clock input (Odd) |
| 32 F | -G | Frame Ground |

Note:

- Input signals of odd and even clock shall be the same timing.
- The module uses a 100ohm resistor between positive and negative data lines of each receiver input.
- Even: First Pixel , Odd: Second Pixel



| SIGNAL NAME | Description |
|--|---|
| +RED 5 (ER5/OR5) | RED Data 5 (MSB) |
| +RED 4 (ER4/OR4) | RED Data 4 |
| +RED 3 (ER3/OR3) | RED Data 3 |
| +RED 2 (ER2/OR2) | RED Data 2 |
| +RED 1 (ER1/OR1) | RED Data 1 |
| +RED 0 (ER0/OR0) | RED Data 0 (LSB) |
| (EVEN/ODD) | |
| . ODEEN 5 (505(005) | Red-pixel Data: Each red pixel's brightness data consists of these 6 bits pixel data. |
| +GREEN 5 (EG5/OG5) | GREEN Data 5 (MSB) |
| +GREEN 4 (EG4/OG4) +GREEN 3 (EG3/OG3) | GREEN Data 4 GREEN Data 3 |
| +GREEN 2 (EG2/OG2) | GREEN Data 3 |
| +GREEN 1 (EG1/OG1) | GREEN Data 1 |
| +GREEN 0 (EG0/OG0) | GREEN Data 0 (LSB) |
| (EVEN/ODD) | ONEEN Bala ((EOB) |
| (= - = - , | Green-pixel Data: Each green pixel's brightness data consists of these 6 bits pixel |
| | data. |
| +BLUE 5 (EB5/OB5) | BLUE Data 5 (MSB) |
| +BLUE 4 (EB4/OB4) | BLUE Data 4 |
| +BLUE 3 (EB3/OB3) | BLUE Data 3 |
| +BLUE 2 (EB2/OB2) | BLUE Data 2 |
| +BLUE 1 (EB1/OB1) | BLUE Data 1 |
| +BLUE 0 (EB0/OB0) | BLUE Data 0 (LSB) |
| (EVEN/ODD) | |
| | Blue-pixel Data: Each blue pixel's brightness data consists of these 6 bits pixel |
| | data. |
| DTCLK | Data Clock: The typical frequency is 54MHz. |
| (E) (ENLODE) | The almost is used to stack the given data and the appoint |
| (EVEN/ODD) | The signal is used to strobe the pixel +data and the +DSPTMG |
| +DSPTMG (DSP) | When the signal is high, the pixel data shall be valid to be displayed. |
| VSYNC (V-S) | Vertical Sync: This signal is synchronized with DTCLK. Only active high signal is |
| ` , | acceptable. |
| HSYNC (H-S) | Horizontal Sync: This signal is synchronized with DTCLK. Both active high/low |
| | signals are acceptable. |
| VDD | Power Supply |
| GND | Ground |
| V _{EEDID} | EEDID Power Supply |
| CLK _{EDID} | EEDID Clock |
| Data _{EEDID} | EEDID data |

Note: Output signals except V_{EEDID} ,CLK_{EEDID} and Data_{EEDID} from any system shall be Hi-Z state when VDD is off.



5.4 Interface Signal Electrical Characteristics

5.4.1 Signal Electrical Characteristics for LVDS Receiver

The LVDS receiver equipped in this LCD module is compatible with ANSI/TIA/TIA-644 standard.


Electrical Characteristics

| Parameter | Symbol | Min | Тур | Max | Unit | Conditions |
|--------------------------------------|--------|-------------------|-----|-----------------|------|------------|
| Differential Input High Threshold | Vth | | | +100 | mV | |
| Differential Input Low Threshold | VtI | -100 | | | mV | |
| Magnitude Differential Input Voltage | Vid | 100 | | 600 | mV | |
| Common Mode Voltage | Vcm | 0.825 + Vid /2 | | 2.4 - Vid /2 | V | |
| Common Mode Voltage Offset | ∆Vcm | -50 | | +50 | mV | |

Note:


- Input signals shall be low or Hi-Z state when VDD is off.
- All electrical characteristics for LVDS signal are defined and shall be measured at the interface connector of LCD (See Measurement system).

Voltage Definitions





Measurement System



Timing Requirements

| Titting requirements | | | | | | |
|-------------------------------|--------|------|------|------|--------|---------------------------------|
| Parameter | Symbol | Min | Тур | Max | Unit | Conditions |
| Clock Frequency | fc | 51 | 54 | 57 | MHz | |
| Cycle Time | tc | 17.5 | 18.5 | 19.6 | ns | |
| Data Setup Time(Note 1) | Tsu | 700 | | | ps | fc = 54MHz, tCCJ < 50ps, |
| Data Hold Time(Note 2) | Thd | 700 | | | ps | Vth-VtI = 200mV, Vcm = 1.2V, |
| Cycle-to-cycle jitter(Note 3) | tCCJ | -150 | | +150 | ps | fc = 54MHz, Tsu=Thd=1080ps |
| Cycle Modulation Rate(Note 4) | tCJavg | | | 20 | ps/clk | fc = 54MHz, Tsu=Thd=1080ps |


Note:

- 1. All values are at VDD=3.3V, Ta=25 degree C.
- 2. See "Timing Definition" and "Timing Definition(detail A)" for definition.
- 3. Jitter is the magnitude of the change in input clock period.
- 4. This specification defines maximum average cycle modulation rate in peak-to-peak transition within any 100 clock cycles. Figure "Cycle Modulation Rate" illustrates a case against this requirement.


 This specification is applied only if input clock peak jitter within any 100 clock cycles is greater than 300ps.



Timing Definition (Even)




Timing Definition (Odd)






Timing Definition (detail A)



Note: Tsu and Thd are internal data sampling window of receiver. Trskm is the system skew margin; i.e., the sum of cable skew, source clock jitter, and other inter-symbol interference, shall be less than Trskm.


Cycle Modulation Rate





5.4.2 LVDS Receiver Internal Circuit

The following figure shows the internal block diagram of the LVDS receiver. This LCD module equips termination resistors for LVDS link.



5.4.3 Recommended Gidelines for Motherboard PCB Design and Cable Selection

- Following the suggestions below will help to achieve optimal results.
- Use controlled impedance media for LVDS signals. They should have a matched differential impedance of 100ohm.
- Match electrical lengths between traces to minimize signal skew.
- · Isolate TTL signals from LVDS signals.
- For cables, twisted pair, twinax, or flex circuit with close coupled differential traces are recommended.



5.5 Inverter Signal connector

| Pin# | Signal Name |
|------|--------------------|
| 1 | PWR_SRC |
| 2 | PWR_SRC |
| 3 | PWR_SRC |
| 4 | NC (No Connection) |
| 5 | GND |
| 6 | 5VSUS |
| 7 | 5VALW |
| 8 | GND |
| 9 | SMB-DAT |
| 10 | SMB-CLK |

| Pin# | Signal Name |
|------|--------------------|
| 11 | GND |
| 12 | FPVEE |
| 13 | GND |
| 14 | NC (No Connection) |
| 15 | NC (No Connection) |
| 16 | NC (No Connection) |
| 17 | NC (No Connection) |
| 18 | NC (No Connection) |
| 19 | NC (No Connection) |
| 20 | NC (No Connection) |

5.6 Inverter Signal Description

| SIGNAL NAME | Description | Note |
|--------------------|--|-----------------------|
| 5VSUS | Power source for the control circuit on the inverter. | 4.85 to 5.2V |
| 5VALW | Power source for storing the brightness value and for the interfacing with SMB-CLK & SMB-DAT | |
| FPVEE | Control signal input into the inverter to turn the backlight ON/OFF | 3.3V : ON 0V : OFF |
| PWR_SRC | Power rail to drive the backlight inverter | 9.0V to 21.0V |
| SMB-CLK SMB-DAT | SMBus interface for sending brightness information to the inverter | 0V,5V |
| GND | Ground | _ |

Note: Output signals from any system shall be low or Hi-Z state when VDD is off.



5.7 Inverter Signal Electrical Characteristics

Electrical Specifications

| Item | Symbol | Min. | Тур. | Max. | UNITS | CONDITION |
|-----------------|-----------------|------|------|------|-------|-----------------|
| Input Voltage | PWR_SRC | 9.0 | 14.4 | 21 | [V] | (Ta=25degree C) |
| | 5VSUS, 5VALW | 4.85 | 5.0 | 5.2 | [V] | |
| Input Power | P(PWR_SRC) | | 5.1 | 5.8 | [W] | SMData=00H |
| | PWR_SRC=14.4[V] | | 0.7 | 1.0 | [W] | SMData=0FFH |
| | P(5VSUS) | | 15 | 25 | [mW] | |
| | P(5VALW) | | 5 | 25 | [mW] | |
| ON/OFF | FPVEE | 2.0 | | | [V] | ON |
| | FPVEE | | | 0.8 | [V] | OFF |
| Lamp Frequency | F | 52 | 59 | 66 | [KHz] | |
| Burst Frequency | F _B | 130 | 150 | 170 | [Hz] | |

Dimming

| SMData | | Brightness [%] Brightness Lamp Currer | | | Lamp Current |
|--------|------|---------------------------------------|------|----------------|-------------------|
| | Min. | Тур. | Max. | (5pts) [cd/m²] | (Return side)[mA] |
| 00H | - | 100 | - | 170 (*1) | 6.5 (*1) |
| 0FFH | 2 | 5 | 9 | 8.5 (*1) | 1.7 (*1) |


^{*1 :} Reference Only

SMBUS Data

| SMBUS | Device Identifier | Device Address |
|-------|-------------------|----------------|
| | 0101 | 100 |



The following chart is the SMData versus the Luminance for your reference.





6.0 Pixel format image

Following figure shows the relationship of the input signals and LCD pixel format image. Even and odd pair of RGB data are sampled at a time.

| NOD data are samp | Even 0 | Odd 1 | | Even 1398 | Odd 1399 | |
|-------------------|-----------|--------------------|--------------|--------------|-------------|--|
| 1st Line | R G B | R G B | | R G B | R G B | |
| | | | - - | | | |
| | | | | | | |
| | | | 1 | | | |
| | - | - - - | - | | | |
| 1050th Line | R G B | R G B | | R G B | R G B | |
| | | | | | | |



7.0 Interface Timings

7.1 Timing Characteristics

| Signal | Item | Symbol | MIN. | TYP. | MAX. | Unit |
|---------|------------------|--------|-------|-------|------|---------|
| DTCLK | Freqency | Fdck | 51 | 54 | 57 | [MHz] |
| | | Tck | 17.5 | 18.5 | 19.6 | [nsec] |
| +V-Sync | Frame Rate | Fv | | 60 | | [Hz] |
| | | Tv | | 16.67 | | [msec] |
| | | Nv | 1058 | 1066 | 2046 | [lines] |
| | V-Sync Width | Tva | 15.78 | 46.7 | | [usec] |
| | | Nva | 1 | 3 | 62 | [lines] |
| | V-Back Porch(*1) | Nvb | 6 | 12 | 125 | [lines] |
| | V-Front Porch | Nvf | 1 | 1 | | [lines] |
| +DSPTMG | V-Line | m | 1050 | 1050 | 1050 | [lines] |
| +H-Sync | Scan Rate | Fh | | 63.98 | | [KHz] |
| | | Th | | 15.63 | | [usec] |
| | | Nh | 762 | 844 | 1023 | [Tck] |
| | H-Sync Width | Tha | | 1.037 | | [usec] |
| | | Tha | 8 | 56 | 250 | [Tck] |
| | H-Back Porch | Thb | 26 | 64 | 300 | [Tck] |
| | H-Front Porch | Thf | 8 | 24 | | [Tck] |
| +DSPTMG | Display | Thd | | 12.96 | | [usec] |
| | | Nhd | 700 | 700 | 700 | [Tck] |
| +DATA | Data Even/Odd | n | 1400 | 1400 | 1400 | [dots] |

Note:


- Both positive H-Sync and positive V-Sync polarity is recommended.
- V-Sync should static with active high (positive pulse) signal from when VPD is supplied and its polarity should not be changed.
- V-back porch (Nvb) period should be fixed between each V-Frame.
- The timing interval between V-Sync falling edge and H-Sync falling edge should be fixed between each V-Frame. (V-Sync and H-Sync polarity are assumed to be positive in this case.)



7.2 Timing Definition


Vertical Timing

| Support mode | Tvblk Vertical Blanking | m Active Field | Tvf VSYNC Front Porch | Tv,Nv Frame Time | Tva VSYNC Width | Tvb VSYNC Back Porch |
|--------------------------|-------------------------------|-------------------|--------------------------|------------------------|-----------------------|----------------------------|
| 1400 x 1050 at 60Hz | 0.250 ms | 16.411 ms | 0.016 ms | 16.661 ms | 0.047 ms | 0.188 ms |
| (H line rate : 15.63 us) | (16 lines) | (1050 lines) | (1 line) | (1066 lines) | (3 lines) | (12 lines) |



Horizontal Timing

| monizoniai mining | | | | | | |
|---|---------------------------------|--------------------------|-----------------------------|--------------------------|------------------------|----------------------------|
| Support mode | Thblk Horizontal Blanking | Thd Active Field | Thf HSYNC Front Porch | Th,Nh H Line Time | Tha HSYNC Width | Thb HSYNC Back Porch |
| 1400 x 1050 Dotclock : 108.000 MHz (54.000MHz x2) | 2.667 us (288 dots) | 12.963 us (1400 dots) | 0.444 us (48 dots) | 15.630 us (1688 dots) | 1.037 us (112 dots) | 1.185 us (128 dots) |





8.0 Power Consumption

Input power specifications are as follows;

Power Requirements


| SYMBOL | PARAMETER | Min | Тур | Max | UNITS | CONDITION |
|--------|---|-----|-----|-----|---------|----------------------------------|
| VDD | Logic/LCD Drive Voltage | 3.0 | 3.3 | 3.6 | [V] | Load Capacitance 40uF |
| PDD | VDD Power | | | 3.1 | [W] | MAX. Pattern, VDD=3.6 [V] |
| PDD | VDD Power | | 1.8 | | [W] | All Black Pattern, VDD=3.3[V] |
| IDD | VDD Current | | | 861 | [mA] | MAX Pattern, VDD=3.6 [V] |
| IDD | VDD Current | | 545 | | [mA] | All Black Pattern, VDD=3.3[V] |
| VDDrp | Allowable Logic/LCD Drive Ripple Voltage | | | 100 | [mVp-p] | |
| VDDns | Allowable Logic/LCD Drive Ripple Noise | | | 100 | [mVp-p] | |

MAX. Pattern : 2dot Vertical Stripe.




9.0 Power ON/OFF Sequence

VDD power and lamp on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off.






10.0 Mechanical Characteristics









11.0 National Test Lab Requirement

The display module satisfied all requirements for compliance to UL 1950, 3rd Edition U.S.A. Information Technology Equipment

***** End Of Page ******