

Automotive MOSFET

OptiMOS™ 5 Power-Transistor



Features

- OptiMOS™ power MOSFET for automotive applications
- N-channel – Enhancement mode – Normal Level
- Extended qualification beyond AEC-Q101
- Enhanced electrical testing
- Robust design
- Linear FET (LINFET) and low $R_{DS(on)}$ FET (ONFET) in one package
- Dedicated gate pins for both MOSFETs (Dual Gate)
- Linear FET with enhanced SOA and paralleling characteristics for linear operation
- 175°C operating temperature
- RoHS compliant
- 100% Avalanche tested
- MSL1 up to 260°C peak reflow

Potential applications


- Power distribution and battery management (electronic fuses and disconnect switches)
- In-rush current limitation (capacitor charging, motor surge current)
- Slow switching to minimize voltage transients and EMI (electrical catalyst heater)
- Drain-source voltage clamping (dissipation of inductive energy, over-voltage protection)

Product validation

Qualified for automotive applications. Product validation according to AEC-Q101.

Product summary

V_{DS}	80	V
$R_{DS(on),max}$	1.15	mΩ
I_D (chip limited)	410	A



Type	Package	Marking
IAUTN08S5N012L	PG-HSOF-8-2	5N0812L



Table of Contents

Description	1
Maximum ratings	3
Thermal characteristics	3
Electrical characteristics	4
Electrical characteristics diagrams	6
Package outline & footprint	12
Revision history	13
Disclaimer	14

Maximum ratings

 at $T_j = 25\text{ °C}$, unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Drain current	I_D	$V_{GS,LIN} = V_{GS,ON} = 10\text{ V}$, $T_c = 25\text{ °C}$, chip limitation ^{1,2)}	410	A
		$V_{GS,LIN} = V_{GS,ON} = 10\text{ V}$, $T_c = 25\text{ °C}$, DC current ³⁾	300	
		$V_{GS,LIN} = V_{GS,ON} = 10\text{ V}$, $T_c = 85\text{ °C}$, R_{thja} on 2s2p ^{2,4)}	52	
Pulsed drain current	$I_{D,pulse}$	$V_{GS,LIN} = V_{GS,ON} = 10\text{ V}$, $T_c = 25\text{ °C}$, $t_p = 100\text{ }\mu\text{s}$ ²⁾	1505	
Avalanche energy, single pulse ²⁾	E_{AS}	$I_D = 150\text{ A}$	820	mJ
Avalanche current, single pulse	I_{AS}	–	300	A
Gate source voltage, LINFET	$V_{GS,LIN}$	–	± 20	V
Gate source voltage, ONFET	$V_{GS,ON}$	–	± 20	V
Power dissipation	P_{tot}	$T_c = 25\text{ °C}$, $V_{GS,LIN} = V_{GS,ON} = 10\text{ V}$	375	W
Operating and storage temperature	T_j, T_{stg}	–	-55 ... +175	°C

Thermal characteristics²⁾

Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	
Thermal resistance, junction - case	R_{thJC}	–	–	–	0.40	K/W
Thermal resistance, junction - ambient ³⁾	R_{thJA}	–	–	14.8	–	

Electrical characteristics

 at $T_j=25\text{ °C}$, unless otherwise specified

Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	
Static characteristics						
Drain-source breakdown voltage	$V_{(Br)DSS}$	$V_{GS,ON} = V_{GS,LIN} = 0\text{ V}$, $I_D = 1\text{ mA}$	80	-	-	V
Current limit precision	$I_{D(lim)}$	$V_{DS} = 6\text{ V}$, $V_{GS,ON} = 0\text{ V}$, $V_{GS,LIN} = 5.6\text{ V}$	15	39	57	A
		$V_{DS} = 6\text{ V}$, $V_{GS,ON} = 0\text{ V}$, $V_{GS,LIN} = 6.2\text{ V}$	35	65	87	A
		$V_{DS} = 48\text{ V}$, $V_{GS,ON} = 0\text{ V}$, $V_{GS,LIN} = 5.6\text{ V}$	25	48	66	A
Gate threshold voltage	$V_{GS(th)}$	$V_{DS} = V_{GS,LIN}$, $V_{GS,ON} = 0\text{ V}$, $I_D = 22\text{ }\mu\text{A}$	2.5	2.9	3.3	V
		$V_{DS} = V_{GS,ON} = V_{GS,LIN}$, $I_D = 275\text{ }\mu\text{A}$	2.5	2.9	3.3	
Zero gate voltage drain current	I_{DSS}	$V_{DS} = 80\text{ V}$, $T_j = 25\text{ °C}$, $V_{GS,ON} = V_{GS,LIN} = 0\text{ V}$	-	-	1	μA
		$V_{DS} = 50\text{ V}$, $T_j = 85\text{ °C}$, $V_{GS,ON} = V_{GS,LIN} = 0\text{ V}^{(2)}$	-	-	20	
Gate-source leakage current LINFET	$I_{GSS,LIN}$	$V_{GS,LIN} = 20\text{ V}$	-	-	100	nA
Gate-source leakage current ONFET	$I_{GSS,ON}$	$V_{GS,ON} = 20\text{ V}$	-	-	100	
Drain-source on-state resistance	$R_{DS(on)}$	$V_{GS,ON} = V_{GS,LIN} = 6\text{ V}$, $I_D = 75\text{ A}$	-	1.30	1.80	m Ω
		$V_{GS,ON} = V_{GS,LIN} = 10\text{ V}$, $I_D = 100\text{ A}$	-	1.00	1.15	
		$V_{GS,ON} = 0\text{ V}$, $V_{GS,LIN} = 6\text{ V}$, $I_D = 3.75\text{ A}$	-	11.0	16.0	
		$V_{GS,ON} = 0\text{ V}$, $V_{GS,LIN} = 10\text{ V}$, $I_D = 5\text{ A}$	-	6.0	9.0	

Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	
Dynamic characteristics²⁾						
Input capacitance ON- and LINFET	$C_{iss,ON+LIN}$	$V_{GS,ON} = V_{GS,LIN} = 0 \text{ V}$, $V_{DS} = 40 \text{ V}$, $f = 1 \text{ MHz}$, refers to pins Gate ON and Gate LIN short-circuited	-	11800	15340	pF
Output capacitance ON- and LINFET	$C_{oss,ON+LIN}$		-	2100	2730	
Reverse transfer capacitance ON- and LINFET	$C_{rss,ON+LIN}$		-	91	137	
Input capacitance LINFET	$C_{iss,LIN}$	$V_{GS,ON} = V_{GS,LIN} = 0 \text{ V}$, $V_{DS} = 40 \text{ V}$, $f = 1 \text{ MHz}$, refers to pin Gate LIN	-	1200	1560	
Output capacitance LINFET	$C_{oss,LIN}$		-	2100	2730	
Reverse transfer capacitance LINFET	$C_{rss,LIN}$		-	16	24	

Gate charge characteristics²⁾

Gate to source charge ON- and LINFET	$Q_{gs,ON+LIN}$	$V_{DD} = 40 \text{ V}$, $I_D = 100 \text{ A}$, $V_{GS,ON} = V_{GS,LIN} = 0 \text{ to } 10 \text{ V}$	-	51	66	nC
Gate to drain charge ON- and LINFET	$Q_{gd,ON+LIN}$		-	44	66	
Gate charge total ON- and LINFET	$Q_{g,ON+LIN}$		-	178	231	
Gate to source charge LINFET	$Q_{gs,LIN}$	$V_{DD} = 40 \text{ V}$, $I_D = 5 \text{ A}$, $V_{GS,LIN} = 0 \text{ to } 10 \text{ V}$, $V_{GS,ON} = 0 \text{ V}$	-	5.2	6.8	
Gate to drain charge LINFET	$Q_{gd,LIN}$		-	4.7	7.1	
Gate charge total LINFET	$Q_{g,LIN}$		-	19	24	

Reverse diode

Diode continuous forward current ²⁾	I_S	$T_C = 25 \text{ }^\circ\text{C}$	-	-	300	A
Diode pulse current ²⁾	$I_{S,pulse}$	$T_C = 25 \text{ }^\circ\text{C}$, $t_p = 100 \text{ } \mu\text{s}$	-	-	1505	
Diode forward voltage	V_{SD}	$I_F = 100 \text{ A}$, $T_j = 25 \text{ }^\circ\text{C}$	-	0.8	1.1	V
Reverse recovery time ²⁾	t_{rr}	$V_R = 40 \text{ V}$, $I_F = 50 \text{ A}$, $di_F/dt = 100 \text{ A}/\mu\text{s}$	-	86	-	ns
Reverse recovery charge ²⁾	Q_{rr}		-	177	-	nC

¹⁾ Current is limited by the overall system design and the customer-specific PCB.

²⁾ The parameter is not subject to production testing – specified by design.


³⁾ Current is limited by the bond wires.

⁴⁾ Device on 2s2p FR4 PCB defined in accordance with JEDEC standards (JESD51-5, -7). PCB is vertical in still air.

Electrical characteristics diagrams


1 Power dissipation

$$P_{\text{tot}} = f(T_C); V_{\text{GS,ON}} = V_{\text{GS,LIN}} \geq 6 \text{ V}$$




2 Drain current

$$I_D = f(T_C); V_{\text{GS,ON}} = V_{\text{GS,LIN}} \geq 6 \text{ V}$$




3 Safe operating area ONFET and LINFET

$$I_D = f(V_{\text{DS}}); T_C = 25 \text{ °C}; V_{\text{GS,LIN}} = V_{\text{GS,ON}}; D = 0; \text{parameter: } t_p$$




4 Safe operating area LINFET


$$I_D = f(V_{\text{DS}}); T_C = 25 \text{ °C}; V_{\text{GS,ON}} = 0 \text{ V}; D = 0; \text{parameter: } t_p$$




5 Typ. output characteristics ONFET and LINFET




6 Typ. drain-source on-state resistance ONFET and LINFET




7 Typ. transfer characteristics ONFET and LINFET




8 Typ. drain-source on-state resistance ONFET and LINFET




9 Typ. output characteristics LINFET




10 Typ. drain-source on-state resistance LINFET




11 Typ. transfer characteristics LINFET




12 Typ. transconductance LINFET




13 Typ. capacitances ONFET and LINFET




14 Typ. capacitances LINFET




15 Typ. gate charge ONFET and LINFET




16 Typ. gate charge LINFET




17 Typical avalanche energy




18 Typ. avalanche characteristics




19 Typical forward diode characteristics




20 Drain-source breakdown voltage




21 Typ. gate threshold voltage ONFET and LINFET




22 Max. transient thermal impedance




Package outline



Footprint



Packaging





Revision History

Revision	Date	Changes
Rev 1.0	2024-02-28	Final Data Sheet

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2024-02-28

Published by

Infineon Technologies AG

81726 Munich, Germany

© 2024 Infineon Technologies AG

All Rights Reserved.

Do you have any questions about any aspect of this document?

Email: erratum@infineon.com

Document reference

Z8F80541192

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications. The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact the nearest Infineon Technologies Office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.