

ICPL2533

HIGH SPEED DUAL CHANNEL OPTICALLY COUPLED ISOLATOR PHOTOTRANSISTOR OUTPUT



APPROVALS

- UL recognised, File No. E91231

DESCRIPTION


These dual channel diode-transistor optocouplers use a light emitting diode and an integrated photon detector to provide 2500Volts_{RMS} electrical isolation between input and output. Separate connection for the photodiode bias and output transistor collector improve the speed up to a hundred times that of a conventional photo-transistor coupler by reducing the base-collector capacitance.

FEATURES

- High speed - 250k b/s NRZ
- High Common Mode Transient Immunity 1000V/μs
- TTL Compatible
- Open Collector Outputs
- 2500V_{RMS} Withstand Test Voltage, 1 Min
- Options :-
10mm lead spread - add G after part no.
Surface mount - add SM after part no.
Tape&reel - add SMT&R after part no.
- All electrical parameters 100% tested
- Custom electrical selections available

APPLICATIONS

- Line receivers
- Pulse transformer replacement
- Wide bandwidth analog coupling
- Output interface to CMOS-LSTTL-TTL



ABSOLUTE MAXIMUM RATINGS (25°C unless otherwise specified)

Storage Temperature _____ -55°C to + 125°C
Operating Temperature _____ -55°C to + 100°C
Lead Soldering Temperature
(1/16 inch (1.6mm) from case for 10 secs) 260°C


INPUT DIODE

Average Forward Current _____ 25mA (1)
Peak Forward Current _____ 50mA (2)
(50% duty cycle, 1ms pulse width)
Peak Transient Current _____ 1.0A
(equal to or less than 1μs P.W., 300 pps)
Reverse Voltage _____ 5V
Power Dissipation _____ 45mW(3)


DETECTOR

Average Output Current _____ 8mA
Peak Output Current _____ 16mA
Supply Voltage _____ -0.5 to +30V
Output Voltage _____ -0.5 to +20V
Power Dissipation _____ 35mW(4)

OPTION SM SURFACEMOUNT



OPTION G



ISOCOM COMPONENTS LTD

Unit 25B, Park View Road West,
Park View Industrial Estate, Brenda Road
Hartlepool, Cleveland, TS25 1YD
Tel: (01429) 863609 Fax :(01429) 863581

ISOCOM INC

1024 S. Greenville Ave, Suite 240,
Allen, TX 75002 USA
Tel: (214)495-0755 Fax: (214)495-0901
e-mail info@isocom.com
http://www.isocom.com

ELECTRICAL CHARACTERISTICS (T_A = 0°C to 70°C Unless otherwise noted)

PARAMETER	SYM	DEVICE	MIN	TYP*	MAX	UNITS	TEST CONDITION
Current Transfer Ratio (note 5,6)	CTR		15	21		%	I _F = 8mA, V _O = 0.5V, V _{CC} = 4.5V, T _A = 25°C
			12	19		%	I _F = 16mA, V _O = 0.5V, V _{CC} = 4.5V, T _A = 25°C
			11	14		%	I _F = 8mA, V _O = 0.5V, V _{CC} = 4.5V
			9	12		%	I _F = 16mA, V _O = 0.5V, V _{CC} = 4.5V
Logic Low Output Voltage (note 5)	V _{OL}			0.2	0.5	V	I _F = 8mA, I _O = 0.7mA, V _{CC} = 4.5V
				0.2	0.5	V	I _F = 16mA, I _O = 1.1mA, V _{CC} = 4.5V
Logic High Output Current (note 5)	I _{OH}			0.02	500	nA	I _{F1} = I _{F2} = 0mA, T _A = 25°C, V _{O1} = V _{O2} = V _{CC} = 5.5V
					50	μA	I _{F1} = I _{F2} = 0mA, V _{O1} = V _{O2} = V _{CC} = 15V
Logic Low Supply Current	I _{CCL}			40		μA	I _{F1} = I _{F2} = 8mA, V _{CC} = 5.5V, V _{O1} = V _{O2} = open
				80		μA	I _{F1} = I _{F2} = 16mA, V _{CC} = 5.5V, V _{O1} = V _{O2} = open
Logic High Supply Current	I _{CCH}			0.05	4	μA	I _{F1} = I _{F2} = 0mA, V _{CC} = 5.5V, V _{O1} = V _{O2} = open
Input Forward Voltage (note 5)	V _F			1.5	1.7	V	I _F = 8mA, T _A = 25°C
				1.5	1.7	V	I _F = 16mA, T _A = 25°C
Temperature Coefficient of Forward Voltage (note 5)	$\frac{\Delta V_F}{\Delta T_A}$			-1.6		mV/°C	I _F = 8mA
				-1.6		mV/°C	I _F = 16mA
Input Reverse Voltage (note 5)	V _R		5			V	I _R = 10μA, T _A = 25°C
Input Capacitance (note 5)	C _{IN}			60		pF	f = 1MHz, V _F = 0
Input-output Isolation Voltage (note 7)	V _{ISO}		2500	5000		V _{RMS}	R.H. equal to or less than 50%, t = 1min. T _A = 25°C
Resistance (Input to Output)(note 7)	R _{I-O}			10 ¹²		Ω	V = 500V dc
Capacitance (Input to Output)(note 7)	C _{I-O}					pF	f = 1MHz
	I _{I-I}					μA	45 % Relative Humidity t = 5s, V = 500V dc
Resistance (Input to Input)(note 8)	R			10 ¹¹		Ω	V _{I-I} = 500V dc
Capacitance (Input to Input)(note 8)	C _{I-I}			0.25		pF	f = 1MHz

SWITCHING SPECIFICATIONS AT $T_A = 25^\circ\text{C}$ ($V_{CC} = 5\text{V}$ Unless otherwise noted)

PARAMETER	SYM	DEVICE	MIN	TYP	MAX	UNITS	TEST CONDITION
Propagation Delay Time to Logic Low at Output (fig 1)	t_{PHL}			0.8	1.5	μs	$I_F = 8\text{mA}, R_L = 7.5\text{k}\Omega$ (note 10)
				0.3	1.5	μs	$I_F = 16\text{mA}, R_L = 4.7\text{k}\Omega$, (note11)
Propagation Delay Time to Logic High at Output (fig 1)	t_{PLH}			1.0	2.5	μs	$I_F = 8\text{mA}, R_L = 7.5\text{k}\Omega$, (note 10)
				1.1	2.5	μs	$I_F = 16\text{mA}, R_L = 4.7\text{k}\Omega$, (note11)
Common Mode Transient Immunity at Logic High Level Output (fig 2)	CM_H			1000		$\text{V}/\mu\text{s}$	$I_F = 0\text{mA}, V_{CM} = 10V_{PP}$ $R_L = 7.5\text{k}\Omega$, (note9,10)
				1000		$\text{V}/\mu\text{s}$	$I_F = 0\text{mA}, V_{CM} = 10V_{PP}$ $R_L = 4.7\text{k}\Omega$, (note9,11)
Common Mode Transient Immunity at Logic Low Level Output (fig 2)	CM_L			-1000		$\text{V}/\mu\text{s}$	$I_F = 8\text{mA}, V_{CM} = 10V_{PP}$ $R_L = 7.5\text{k}\Omega$, (note9,10)
				-1000		$\text{V}/\mu\text{s}$	$I_F = 16\text{mA}, V_{CM} = 10V_{PP}$ $R_L = 1.9\text{k}\Omega$, (note9,11)

NOTES:-

- Derate linearly above 70°C free air temperature at a rate of $0.8\text{ mA}/^\circ\text{C}$.
- Derate linearly above 70°C free air temperature at a rate of $1.6\text{ mA}/^\circ\text{C}$.
- Derate linearly above 70°C free air temperature at a rate of $0.9\text{ mW}/^\circ\text{C}$.
- Derate linearly above 70°C free air temperature at a rate of $1.0\text{ mW}/^\circ\text{C}$.
- Each channel.
- CURRENT TRANSFER RATIO is defined as the ratio of output collector current, I_O , to the forward LED input current, I_F times 100%.
- Device considered a two-terminal device: pins 1,2,3, and 4 shorted together and pins 5,6,7, and 8 shorted together.
- Measured between pins 1 and 2 shorted together, and pins 3 and 4 shorted together.
- Common mode transient immunity in Logic High level is the maximum tolerable (positive) dV_{CM}/dt on the leading edge of the common mode pulse V_{CM} to assure that the output will remain in a Logic High state (i.e. $V_O > 2.0\text{V}$). Common mode transient immunity in Logic Low level is the maximum tolerable (negative) dV_{CM}/dt on the trailing edge of the common mode pulse signal, V_{CM} to assure that the output will remain in Logic Low state (i.e. $V_O < 0.8\text{V}$).
- The $7.5\text{k}\Omega$ load represents 1 LSTTL unit load of 0.36mA and a $20\text{k}\Omega$ pull-up resistor.
- The $4.7\text{k}\Omega$ load represents 1 LSTTL unit load of 0.36mA and a $8.2\text{k}\Omega$ pull-up resistor.
- The $2500\text{ V}_{RMS}/1\text{minute}$ capability is validated by a factory $3.1\text{k V}_{RMS}/1\text{second}$ dielectric test.


FIG.1 SWITCHING TEST CIRCUIT


FIG. 2 TEST CIRCUIT FOR TRANSIENT IMMUNITY AND TYPICAL WAVEFORMS

