

### ICS844004I-01

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVDS Frequency Synthesizer

#### GENERAL DESCRIPTION



The ICS844004I-01 is a 4 output LVDS Synthesizer optimized to generate Ethernet reference clock frequencies and is a member of the HiPerClocks™ family of high performance clock solutions from ICS. Using a 25MHz 18pF parallel resonant crystal,

the following frequencies can be generated based on the 2 frequency select pins (F\_SEL[1:0]): 156.25MHz, 125MHz and 62.5MHz. The ICS844004I-01 uses ICS' 3rd generation low phase noise VCO technology and can achieve <1ps typical rms phase jitter, easily meeting Ethernet jitter requirements. The ICS844004I-01 is packaged in a small 24pin TSSOP package.


#### **FEATURES**

- Four LVDS outputs
- Selectable crystal oscillator interface or LVCMOS/LVTTL single-ended input
- Supports the following output frequencies: 156.25MHz, 125MHz, 62.5MHz
- VCO range: 560MHz 680MHz
- RMS phase jitter @ 156.25MHz, using a 25MHz crystal (1.875MHz - 20MHz): 0.41ps (typical)
- Full 3.3V or 2.5V supply modes
- -40°C to 85°C ambient operating temperature

#### FREQUENCY SELECT FUNCTION TABLE

					Output
F_SEL1	F_SEL0	M Divider Value	N Divider Value	M/N Divider Value	Frequency (25MHz Ref.)
0	0	25	4	6.25	156.5
0	1	25	5	5	125
1	0	25	10	2.5	62.5
1	1	25	Not Used		Not Used

### PIN ASSIGNMENT




#### ICS844004I-01 24-Lead TSSOP

4.40mm x 7.8mm x 0.92mm package body





**BLOCK DIAGRAM** 



The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.



# ICS844004I-01

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVDS FREQUENCY SYNTHESIZER

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	/pe	Description
1, 2	nQ1, Q1	Output		Differential output pair. LVDS interface levels.
3, 22	$V_{\scriptscriptstyle DDO}$	Power		Output supply pins.
4, 5	Q0, nQ0	Ouput		Differential output pair. LVDS interface levels.
6	MR	Input	Pulldown	Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs Qx to go low and the inverted outputs nQx to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.
7	nPLL_SEL	Input	Pulldown	Selects between the PLL and TEST_CLK as input to the dividers. When LOW, selects PLL (PLL Enable). When HIGH, deselects the reference clock (PLL Bypass). LVCMOS/LVTTL interface levels.
8	nc	Unused		No connect.
9	$V_{\scriptscriptstyle DDA}$	Power		Analog supply pin.
10, 12	F_SEL0, F_SEL1	Input	Pulldown	Frequency select pins. LVCMOS/LVTTL interface levels.
11, 18	$V_{_{\mathrm{DD}}}$	Power		Core supply pin.
13, 14	XTAL_OUT, XTAL_IN	Input		Parallel resonant crystal interface. XTAL_OUT is the output, XTAL_IN is the input.
15, 19	GND	Power		Power supply ground.
16	TEST_CLK	Input	Pulldown	LVCMOS/LVTTL clock input.
17	nXTAL_SEL	Input	Pulldown	Selects between crystal or TEST_CLK inputs as the the PLL Reference source. Selects XTAL inputs when LOW. Selects TEST_CLK when HIGH. LVCMOS/LVTTL interface levels.
20, 21	nQ3, Q3	Output		Differential output pair. LVDS interface levels.
23, 24	Q2, nQ2	Output		Differential output pair. LVDS interface levels.

NOTE: Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ



### ICS844004I-01

FEMTOCLOCKS<sup>TM</sup>CRYSTAL-TO-LVDS FREQUENCY SYNTHESIZER

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V<sub>CC</sub> 4.6V

Inputs,  $V_1$  -0.5V to  $V_{cc}$  + 0.5V

Outputs,  $I_{\odot}$ 

Continuous Current 10mA Surge Current 15mA

Package Thermal Impedance,  $\theta_{JA}$  70°C/W (0 Ifpm) Storage Temperature,  $T_{STG}$  -65°C to 150°C NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics,  $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$ , TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>DDA</sub>	Analog Supply Voltage		3.135	3.3	3.465	V
V <sub>DDO</sub>	Output Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current			TBD		mA
I <sub>DDA</sub>	Analog Supply Current			TBD		mA
I <sub>DDO</sub>	Output Supply Current			TBD		mA

Table 3B. Power Supply DC Characteristics,  $V_{DD} = V_{DDA} = V_{DDO} = 2.5V \pm 5\%$ , TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		2.375	2.5	2.625	V
V <sub>DDA</sub>	Analog Supply Voltage		2.375	2.5	2.625	V
V <sub>DDO</sub>	Output Supply Voltage		2.375	2.5	2.625	V
I <sub>DD</sub>	Power Supply Current			TBD		mA
I <sub>DDA</sub>	Analog Supply Current			TBD		mA
I <sub>DDO</sub>	Output Supply Current			TBD		mA

Table 3C. LVCMOS / LVTTL DC Characteristics,  $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ , TA = -40°C to  $85^{\circ}$ C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Vol	taga	$V_{DD} = 3.3V$	2		V <sub>DD</sub> + 0.3	V
V <sub>IH</sub>	i input riigir voi	lage	$V_{DD} = 2.5V$	1.7		$V_{DD} + 0.3$	V
V	Input Low Volt	200	$V_{DD} = 3.3V$	-0.3		0.8	V
V <sub>IL</sub>	I IIIput Low voit	aye	$V_{DD} = 2.5V$	-0.3		0.7	V
I <sub>IH</sub>	Input High Current	TEST_CLK, MR, F_SEL0, F_SEL1, nPLL_SEL, nXTAL_SEL	$V_{DD} = V_{IN} = 3.465 \text{ or } 2.5V$			150	μΑ
I <sub>IL</sub>	Input Low Current	TEST_CLK, MR, F_SEL0, F_SEL1, nPLL_SEL, nXTAL_SEL	$V_{DD} = 3.465V \text{ or } 2.5V,$ $V_{IN} = 0V$	-150			μА



# ICS844004I-01

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVDS FREQUENCY SYNTHESIZER

### Table 3D. LVDS DC Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$ , TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OD</sub>	Differential Output Voltage			350		mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change			40		mV
V <sub>os</sub>	Offset Voltage			1.4		V
ΔV <sub>os</sub>	V <sub>os</sub> Magnitude Change			50		mV

### Table 3E. LVDS DC Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 2.5V \pm 5\%$ , TA = -40°C to $85^{\circ}$ C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OD</sub>	Differential Output Voltage			350		mV
$\Delta V_{\sf OD}$	V <sub>OD</sub> Magnitude Change			40		mV
V <sub>os</sub>	Offset Voltage			1.2		٧
$\Delta V_{os}$	V <sub>os</sub> Magnitude Change			50		mV

#### TABLE 4. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fı	undamenta	I	
Frequency		22.4	25	27.2	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	рF
Drive Level				1	mW

NOTE: Characterized using an 18pF parallel resonant crystal.



## ICS844004I-01

FEMTOCLOCKS<sup>TM</sup>CRYSTAL-TO-LVDS FREQUENCY SYNTHESIZER

**Table 5A. AC Characteristics,**  $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$ , TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
		F_SEL[1:0] = 00		156.5		MHz
f <sub>out</sub>	Output Frequency	F_SEL[1:0] = 01		125		MHz
		F_SEL[1:0] = 10		62.5		MHz
tsk(o)	Output Skew; NOTE 1, 2			TBD		ps
		156.25MHz, (1.875MHz - 20MHz)		0.41		ps
<i>t</i> jit(Ø)	RMS Phase Jitter (Random); NOTE 3	125MHz, (1.875MHz - 20MHz)		0.44		ps
	14012 0	62.5MHz, (1.875MHz - 20MHz)		0.47		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%		450		ps
odc	Output Duty Cycle			50		%

NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions.

Measured at  $V_{\text{DDO}}/2$ .

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Please refer to the Phase Noise Plot.

**Table 5B. AC Characteristics,**  $V_{DD} = V_{DDA} = V_{DDO} = 2.5V \pm 5\%$ , TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
		F_SEL[1:0] = 00		156.5		MHz
f <sub>out</sub>	Output Frequency	F_SEL[1:0] = 01		125		MHz
		F_SEL[1:0] = 10		62.5		MHz
tsk(o)	Output Skew; NOTE 1, 2			TBD		ps
	5.40 51 1 (5 1 )	156.25MHz, (1.875MHz - 20MHz)		0.41		ps
<i>t</i> jit(Ø)	RMS Phase Jitter (Random); NOTE 3	125MHz, (1.875MHz - 20MHz)		0.44		ps
	110120	62.5MHz, (1.875MHz - 20MHz)		0.47		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%		480		ps
odc	Output Duty Cycle			50		%

NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions.


Measured at  $V_{\mbox{\tiny DDO}}/2$ . NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 3: Please refer to the Phase Noise Plot.

# ICS844004I-01

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVDS FREQUENCY SYNTHESIZER


### PARAMETER MEASUREMENT INFORMATION






#### 3.3V Core/3.3V OUTPUT LOAD AC TEST CIRCUIT


#### 2.5V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT






#### **OUTPUT SKEW**

#### PROPAGATION DELAY







#### RMS PHASE JITTER

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

# ICS844004I-01


FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVDS FREQUENCY SYNTHESIZER





#### OUTPUT RISE/FALL TIME

#### OFFSET VOLTAGE SETUP



#### DIFFERENTIAL OUTPUT VOLTAGE SETUP



### ICS844004I-01

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVDS FREQUENCY SYNTHESIZER

### **APPLICATION INFORMATION**

#### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS844004I-01 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{\rm DD}, V_{\rm DDA},$  and  $V_{\rm DDO}$  should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a  $10\Omega$  resistor along with a  $10\mu F$  and a  $.01\mu F$  bypass capacitor should be connected to each  $V_{\rm DDA}$ .





FIGURE 1. POWER SUPPLY FILTERING

#### **CRYSTAL INPUT INTERFACE**

The ICS844004I-01 has been characterized with 18pF parallel resonant crystals. The capacitor values shown in *Figure 2* 

below were determined using a 26.5625MHz 18pF parallel resonant crystal and were chosen to minimize the ppm error.





# ICS844004I-01

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVDS FREQUENCY SYNTHESIZER

#### 3.3V, 2.5V LVDS DRIVER TERMINATION

A general LVDS interface is shown in Figure 3. In a 100 $\Omega$  differential transmission line environment, LVDS drivers require a matched load termination of 100 $\Omega$  across near

the receiver input. For a multiple LVDS outputs buffer, if only partial outputs are used, it is recommended to terminate the un-used outputs.




FIGURE 3. TYPICAL LVDS DRIVER TERMINATION



# ICS844004I-01

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVDS FREQUENCY SYNTHESIZER

## **RELIABILITY INFORMATION**

Table 6.  $\theta_{\text{JA}} \text{vs. Air Flow Table for 24 Lead TSSOP}$ 

 $\boldsymbol{\theta}_{_{JA}}$  by Velocity (Meters per Second)

1

2.5

Multi-Layer PCB, JEDEC Standard Test Boards

**0** 70°C/W

65°C/W

62°C/W

#### **TRANSISTOR COUNT**

The transistor count for ICS844004I-01 is: 2914



# ICS844004I-01

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVDS FREQUENCY SYNTHESIZER

#### PACKAGE OUTLINE - G SUFFIX FOR 24 LEAD TSSOP




TABLE 7. PACKAGE DIMENSIONS

SYMBOL	Millin	neters
STIMBOL	Minimum	Maximum
N	2	4
А		1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
С	0.09	0.20
D	7.70	7.90
Е	6.40 E	BASIC
E1	4.30	4.50
е	0.65 E	BASIC
L	0.45	0.75
α	0°	8°
aaa		0.10

Reference Document: JEDEC Publication 95, MO-153



## ICS844004I-01

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVDS FREQUENCY SYNTHESIZER

#### TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS844004AGI-01	ICS844004AI01	24 Lead TSSOP	tube	-40°C to 85°C
ICS844004AGI-01T	ICS844004AI01	24 Lead TSSOP	2500 tape & reel	-40°C to 85°C

The aforementioned trademarks, HiPerClocks<sup>TM</sup> and FemtoClocks<sup>TM</sup> are trademarks of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries. While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.