

ICS853017

Quad, 1-TO-1

DIFFERENTIAL-TO-2.5V/3.3V/5V LVPECL/ECL RECEIVER

GENERAL DESCRIPTION




The ICS853017 is a quad 1-to-1, 2.5V/3.3V/5V differential LVPECL/ECL receiver and a member of the Hiperclocks[™] family of High Performance Clock Solutions from ICS. The ICS853017 operates with a positive or negative power supply at 2.5V, 3.3V or

5V, and can accept both single-ended and differential inputs. For single-ended operation, an internally generated voltage, which is available on output pin $V_{\rm BB}$, can be used as a switching bias voltage on the unused input of the differential pair. $V_{\rm BB}$ can also be used to rebias AC coupled inputs.


FEATURES

- 4 differential LVPECL / ECL 1:1 receivers
- · 4 differential LVPECL clock input pairs
- PCLKx, nPCLKx pairs can accept the following differential input levels: LVPECL, LVDS, CML, SSTL
- Output frequency: >2GHz (typical)
- Translates any single ended input signal to LVPECL levels with resistor bias on nPCLKx input
- Output skew: TBD
- Part-to-part skew: TBD
- Propagation delay: 320ps (typical)
- LVPECL mode operating voltage supply range: $V_{CC} = 2.375V$ to 5.25V
- ECL mode operating voltage supply range: $V_{CC} = 0V$, $V_{EE} = -5.25V$ to -2.375V
- -40°C to 85°C ambient operating temperature
- Pin compatible with MC100LVEL17

BLOCK DIAGRAM



PIN ASSIGNMENT



ICS853017

The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.



ICS853017

Quad, 1-to-1 Differential-to-2.5V/3.3V/5V LVPECL/ECL Receiver

TABLE 1. PIN DESCRIPTIONS

| Number | Name | Ту | /pe | Description |
|--------|----------------------|--------|---------------------|--|
| 1, 20 | V _{cc} | Power | | Core supply pins. |
| 2 | D0 | Input | Pulldown | Non-inverting differential clock input. |
| 3 | nD0 | Input | Pullup/ Pulldown | Inverting differential clock input. $V_{\rm cc}/2$ default when left floating. |
| 4 | D1 | Input | Pulldown | Non-inverting differential clock input. |
| 5 | nD1 | Input | Pullup/ Pulldown | Inverting differential clock input. $V_{\rm cc}/2$ default when left floating. |
| 6 | D2 | Input | Pulldown | Non-inverting differential clock input. |
| 7 | nD2 | Input | Pullup/ Pulldown | Inverting differential clock input. $V_{\rm cc}/2$ default when left floating. |
| 8 | D3 | Input | Pulldown | Non-inverting differential clock input. |
| 9 | nD3 | Input | Pullup/ Pulldown | Inverting differential clock input. $V_{\rm cc}/2$ default when left floating. |
| 10 | $V_{_{\mathrm{BB}}}$ | Power | | Bias Voltage. |
| 11 | V _{EE} | Power | | Negative supply pin. |
| 12, 13 | nQ3, Q3 | Output | | Differential output pair. LVPECL interface levels. |
| 14, 15 | nQ2, Q2 | Output | | Differential output pair. LVPECL interface levels. |
| 17, 18 | nQ1, Q1 | Output | | Differential output pair. LVPECL interface levels. |
| 19, 20 | nQ0, Q0 | Output | | Differential output pair. LVPECL interface levels. |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------------|---------------------------|-----------------|---------|---------|---------|-------|
| R _{PULLDOWN} | Input Pulldown Resistor | | | 75 | | ΚΩ |
| R _{VCC/2} | Pullup/Pulldown Resistors | | | 50 | | ΚΩ |

TABLE 3. CLOCK INPUT FUNCTION TABLE

| In | puts | Ou | tputs | Innut to Output Made | Dolovitu |
|----------------|----------------|-------|----------|------------------------------|---------------|
| D0:D3 | nD0:nD3 | Q0:Q3 | nQ0:nQ3, | Input to Output Mode | Polarity |
| 0 | 1 | LOW | HIGH | Differential to Differential | Non Inverting |
| 1 | 0 | HIGH | LOW | Differential to Differential | Non Inverting |
| 0 | Biased; NOTE 1 | LOW | HIGH | Single Ended to Differential | Non Inverting |
| 1 | Biased; NOTE 1 | HIGH | LOW | Single Ended to Differential | Non Inverting |
| Biased; NOTE 1 | 0 | HIGH | LOW | Single Ended to Differential | Inverting |
| Biased; NOTE 1 | 1 | LOW | HIGH | Single Ended to Differential | Inverting |

NOTE 1: Please refer to the Application Information, "Wiring the Differential Input to Accept Single Ended Levels".



ICS853017

Quad, 1-TO-1

DIFFERENTIAL-TO-2.5V/3.3V/5V LVPECL/ECL RECEIVER

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{CC}

5.5V (LVPECL mode, $V_{\text{\tiny EF}} = 0$) NOTE: Stresses beyond those listed under Absolute Negative Supply Voltage, $V_{\text{\tiny EE}}$ -5.5V (ECL mode, $V_{CC} = 0$)

Inputs, V, (LVPECL mode) Inputs, V, (ECL mode)

-0.5V to $V_{CC} + 0.5V$ 0.5V to V_{FF} - 0.5V

Outputs, Io

Continuous Current 50mA Surge Current 100mA V_{BB} Sing/Source, I_{BB} $\pm 0.5 mA$

Operating Temperature Range, TA -40°C to +85°C Storage Temperature, T_{STG} -65°C to 150°C Package Thermal Impedance, θ₁ 46.2°C/W (0 lfpm)

(Junction-to-Ambient)

to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Maximum Ratings may cause permanent damage

Table 4A. Power Supply DC Characteristics, $V_{CC} = 2.375V$ to 5.25V; $V_{EE} = 0V$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|----------------------|-----------------|---------|---------|---------|-------|
| V _{cc} | Core Supply Voltage | | 2.375 | 3.3 | 5.25 | V |
| I _{EE} | Power Supply Current | | | 46 | | mA |

Table 4B. LVPECL DC Characteristics, $V_{CC} = 3.3V$; $V_{EE} = 0V$

| 0 | D | | | -40°C | | | 25°C | | | 85°C | | 11 |
|------------------|------------------------------|--------------------------------------|-------|-------|-----|-------|-------|-----|-------|-------|-----|-------|
| Symbol | Parameter | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Units |
| V _{OH} | Output High V | oltage; NOTE 1 | | 2.275 | | | 2.295 | | | 2.33 | | V |
| V _{OL} | Output Low Vo | oltage; NOTE 1 | | 1.545 | | | 1.52 | | | 1.535 | | V |
| V _{IH} | Input High Vol | tage(Single-Ended) | 2.075 | | | 2.075 | | | 2.075 | | | V |
| V _{IL} | Input Low Volt | age(Single-Ended) | 1.43 | | | 1.43 | | | 1.43 | | | V |
| V _{BB} | Output Voltage | e Reference; NOTE 2 | 1.86 | | | 1.86 | | | 1.86 | | | V |
| V _{PP} | Peak-to-Peak | Input Voltage | | 800 | | | 800 | | | 800 | | mV |
| V _{CMR} | Input High Vol Common Mod | tage le Range; NOTE 3, 4 | 1.2 | | 3.3 | 1.2 | | 3.3 | 1.2 | | 3.3 | V |
| I _{IH} | Input High Current | D0, D1, D2, D3 nD0, nD1,n D2, nD3 | | | 150 | | | 150 | | | 150 | μΑ |
| | Input | D0, D1, D2, D3 | -10 | | | -10 | | | -10 | | | μA |
| I _{IL} | Low Current | nD0, nD1,n D2, nD3 | -150 | | | -150 | | | -150 | | | μΑ |

Input and output parameters vary 1:1 with V $_{\rm CC}$ · V $_{\rm EE}$ can vary +0.925V to -0.5V. NOTE 1: Outputs terminated with 50 Ω to V $_{\rm CC}$ - 2V.

NOTE 2: Single-ended input operation is limited. $V_{\rm CC} \ge 3V$ in LVPECL mode.

NOTE 3: Common mode voltage is defined as V_{IH}.

NOTE 4: For single-ended applications, the maximum input voltage for Dx, nDx is V_{CC} + 0.3V.

Integrated Circuit Systems, Inc.

ICS853017

QUAD, 1-TO-1

DIFFERENTIAL-TO-2.5V/3.3V/5V LVPECL/ECL RECEIVER

Table 4C. LVPECL DC Characteristics, $V_{CC} = 2.5V$; $V_{EE} = 0V$

| | | | | -40°C | | | 25°C | | | 85°C | | |
|------------------|------------------------------|--------------------------------------|-------|-------|-----|-------|-------|-----|-------|-------|-----|-------|
| Symbol | Parameter | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Units |
| V _{OH} | Output High V | oltage; NOTE 1 | | 1.475 | | | 1.495 | | | 1.53 | | ٧ |
| V _{OL} | Output Low Vo | oltage; NOTE 1 | | 0.745 | | | 0.72 | | | 0.735 | | ٧ |
| V _{IH} | Input High Vol | tage(Single-Ended) | 1.275 | | | 1.275 | | | 1.275 | | | V |
| V _{IL} | Input Low Volt | age(Single-Ended) | 0.63 | | | 0.63 | | | 0.63 | | | ٧ |
| V _{PP} | Peak-to-Peak | Input Voltage | | 800 | | | 800 | | | 800 | | mV |
| V _{CMR} | Input High Vol Common Mod | tage le Range; NOTE 2, 3 | 1.2 | | 2.5 | 1.2 | | 2.5 | 1.2 | | 2.5 | ٧ |
| I _{IH} | Input High Current | D0, D1, D2, D3 nD0, nD1,n D2, nD3 | | | 150 | | | 150 | | | 150 | μA |
| | Input | D0, D1, D2, D3 | -10 | | | -10 | | | -10 | | | μA |
| I _{IL} | Low Current | nD0, nD1,n D2, nD3 | -150 | | | -150 | | | -150 | | | μA |

Input and output parameters vary 1:1 with V_{CC} . V_{EE} can vary +0.925V to -0.5V. NOTE 1: Outputs terminated with 50Ω to V_{CCO} - 2V. NOTE 2: Common mode voltage is defined as V_{IH} . NOTE 3: For single-ended applications, the maximum input voltage for Dx, nDx is V_{CC} + 0.3V.

Table 4D. LVPECL DC Characteristics, $V_{CC} = 5V$; $V_{EE} = 0V$

| 0 1 1 | | | | -40°C | | | 25°C | | | 85°C | | |
|-------------------|------------------------------|--------------------------------------|-------|-------|-----|-------|-------|-----|-------|-------|-----|-------|
| Symbol | Parameter | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Units |
| V _{OH} | Output High V | oltage; NOTE 1 | | 3.975 | | | 3.995 | | | 4.03 | | V |
| V _{OL} | Output Low Vo | oltage; NOTE 1 | | 3.245 | | | 3.22 | | | 3.235 | | V |
| V _{IH} | Input High Vol | tage(Single-Ended) | 3.775 | | | 3.775 | | | 3.775 | | | V |
| V _{IL} | Input Low Volt | age(Single-Ended) | 3.13 | | | 3.13 | | | 3.13 | | | V |
| V _{PP} | Peak-to-Peak | Input Voltage | | 800 | | | 800 | | | 800 | | mV |
| V _{CMR} | Input High Vol Common Mod | tage le Range; NOTE 2, 3 | 1.2 | | 5 | 1.2 | | 5 | 1.2 | | 5 | ٧ |
| I _{IH} | Input High Current | D0, D1, D2, D3 nD0, nD1,n D2, nD3 | | | 150 | | | 150 | | | 150 | μA |
| | Input | D0, D1, D2, D3 | -10 | | | -10 | | | -10 | | | μA |
| I I _{IL} | Low Current | nD0, nD1,n D2, nD3 | -150 | | | -150 | | | -150 | | | μΑ |

Input and output parameters vary 1:1 with V_{CC} . V_{EE} can vary +0.925V to -0.5V. NOTE 1: Outputs terminated with 50Ω to V_{CCO} - 2V. NOTE 2: Common mode voltage is defined as V_{IH} .

NOTE 3: For single-ended applications, the maximum input voltage for Dx, nDx is V_{cc} + 0.3V.

Integrated Circuit Systems, Inc.

ICS853017

QUAD, 1-TO-1

DIFFERENTIAL-TO-2.5V/3.3V/5V LVPECL/ECL RECEIVER

Table 4C. ECL DC Characteristics, $V_{CC} = 0V$; $V_{FF} = -5.25V$ to -2.375V

| | _ | | | -40°C | | | 25°C | | | 85°C | | |
|------------------|------------------------------|--------------------------------------|-----------------------|--------|-----|-----------------------|--------|-----|-----------------------|--------|-----|-------|
| Symbol | Parameter | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Units |
| V _{OH} | Output High V | oltage; NOTE 1 | | -1.025 | | | -1.005 | | | -0.97 | | V |
| V _{OL} | Output Low Vo | oltage; NOTE 1 | | -1.755 | | | -1.78 | | | -1.765 | | V |
| V _{IH} | Input High Vol | tage(Single-Ended) | -1.225 | | | -1.225 | | | -1.225 | | | V |
| V _{IL} | Input Low Volt | age(Single-Ended) | -1.87 | | | -1.87 | | | -1.87 | | | V |
| V _{BB} | Output Voltage | e Reference; NOTE 2 | -1.44 | | | -1.44 | | | -1.44 | | | V |
| V _{PP} | Peak-to-Peak | Input Voltage | | 800 | | | 800 | | | 800 | | mV |
| V _{CMR} | Input High Vol Common Mod | tage e Range; NOTE 3, 4 | V _{EE} +1.2V | | 0 | V _{EE} +1.2V | | 0 | V _{EE} +1.2V | | 0 | V |
| I _{IH} | Input High Current | D0, D1, D2, D3 nD0, nD1,n D2, nD3 | | | 150 | | | 150 | | | 150 | μΑ |
| 1 | Input | D0, D1, D2, D3 | -10 | | | -10 | | | -10 | | | μA |
| ¹ _{IL} | Low Current | nD0, nD1,n D2, nD3 | -150 | | | -150 | | | -150 | | | μA |

Input and output parameters vary 1:1 with V $_{cc}$. V $_{EE}$ can vary +0.925V to -0.5V. NOTE 1: Outputs terminated with 50 Ω to V $_{cc}$ - 2V. NOTE 2: Single-ended input operation is limited. V $_{cc} \ge 3V$ in LVPECL mode.

NOTE 3: Common mode voltage is defined as V_{III}.

NOTE 4: For single-ended applications, the maximum input voltage for Dx, nDx is V_{cc} + 0.3V.

Table 5. AC Characteristics, $V_{CC} = 0V$; $V_{EE} = -5.25V$ to -2.375V or $V_{CC} = 2.375V$ to 5.25V; $V_{EE} = 0V$

| Symbol | Parameter | | -40°C | | 25°C | | | 85°C | | | Units |
|--------------------------------|--|-----|-------|-----|------|-----|-----|------|-----|-----|--------|
| Syllibol | raiailletei | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Ullits |
| f _{MAX} | Output Frequency | | >2 | | | >2 | | | >2 | | GHz |
| tP _{LH} | Propagation Delay, Low-to-High; NOTE 1 | | 320 | | | 320 | | | 320 | | ps |
| tP _{HL} | Propagation Delay, High-to-Low; NOTE 1 | | 320 | | | 320 | | | 320 | | ps |
| tsk(o) | Output Skew; NOTE 2, 4 | | TBD | | | TBD | | | TBD | | ps |
| tsk(pp) | Part-to-Part Skew; NOTE 3, 4 | | TBD | | | TBD | | | TBD | | ps |
| t _R /t _F | Output Rise/Fall Time 20% to 80% | | 175 | | | 175 | | | 175 | | ps |

All parameters tested ≤ 1GHz unless otherwise noted.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.


NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.




ICS853017

Quad, 1-to-1 Differential-to-2.5V/3.3V/5V LVPECL/ECL Receiver


PARAMETER MEASUREMENT INFORMATION






OUTPUT LOAD AC TEST CIRCUIT


DIFFERENTIAL INPUT LEVEL






PART-TO-PART SKEW

OUTPUT SKEW





OUTPUT RISE/FALL TIME

PROPAGATION DELAY

ICS853017

Quad, 1-TO-1


DIFFERENTIAL-TO-2.5V/3.3V/5V LVPECL/ECL RECEIVER

APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF $_{\sim}$ V $_{\rm CC}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and V $_{\rm CC}$ = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.



TERMINATION FOR 3.3V LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive

 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 2A and 2B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 2A. LVPECL OUTPUT TERMINATION




FIGURE 2B. LVPECL OUTPUT TERMINATION



ICS853017

Quad, 1-to-1 Differential-to-2.5V/3.3V/5V LVPECL/ECL Receiver

TERMINATION FOR 2.5V LVPECL OUTPUT

Figure 3A and Figure 3B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50 Ω to V $_{\text{CC}}$ - 2V. For V $_{\text{CC}}$ = 2.5V, the V $_{\text{CC}}$ - 2V is very close to ground level. The R3 in Figure 3B can be eliminated and the termination is shown in Figure 3C.




FIGURE 3A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 3B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 3C. 2.5V LVPECL TERMINATION EXAMPLE

Integrated Circuit Systems, Inc.

ICS853017

QUAD, 1-TO-1

DIFFERENTIAL-TO-2.5V/3.3V/5V LVPECL/ECL RECEIVER

LVPECL CLOCK INPUT INTERFACE

The PCLKx /nPCLKx accepts LVPECL, CML, SSTL and other differential signals. Both $\rm V_{SWING}$ and $\rm V_{OH}$ must meet the $\rm V_{PP}$ and $\rm V_{CMR}$ input requirements. Figures 4A to 4E show interface examples for the HiPerClockS PCLKx/nPCLKx input driven by the most common driver types. The input interfaces

suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




FIGURE 4A. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY A CML DRIVER




FIGURE 4B. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY AN SSTL DRIVER




FIGURE 4C. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY A 3.3V LVPECL DRIVER




FIGURE 4D. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN BY A 3.3V LVDS DRIVER




FIGURE 4E. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER WITH AC COUPLE



ICS853017

Quad, 1-to-1 DIFFERENTIAL-TO-2.5V/3.3V/5V LVPECL/ECL RECEIVER

RELIABILITY INFORMATION

Table 6. $\theta_{\text{JA}} \text{vs. Air Flow Table for 20 Lead SOIC}$

$\theta_{_{JA}}$ by Velocity (Linear Feet per Minute)

| | 0 | 200 | 500 |
|--|----------|----------|----------|
| Single-Layer PCB, JEDEC Standard Test Boards | 83.2°C/W | 65.7°C/W | 57.5°C/W |
| Multi-Layer PCB, JEDEC Standard Test Boards | 46.2°C/W | 39.7°C/W | 36.8°C/W |

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS853017 is: 187



ICS853017

Quad, 1-to-1 Differential-to-2.5V/3.3V/5V LVPECL/ECL Receiver

PACKAGE OUTLINE - Y SUFFIX FOR 20 LEAD SOIC




TABLE 7. PACKAGE DIMENSIONS

| SYMBOL | Millim | neters |
|---------|---------|---------|
| STWIBOL | Minimum | Maximum |
| N | 2 | 0 |
| Α | | 2.65 |
| A1 | 0.10 | |
| A2 | 2.05 | 2.55 |
| В | 0.33 | 0.51 |
| С | 0.18 | 0.32 |
| D | 12.60 | 13.00 |
| E | 7.40 | 7.60 |
| е | 1.27 E | BASIC |
| Н | 10.00 | 10.65 |
| h | 0.25 | 0.75 |
| L | 0.40 | 1.27 |
| α | 0° | 8° |

Reference Document: JEDEC Publication 95, MS-013, MO-119



ICS853017

Quad, 1-to-1 Differential-to-2.5V/3.3V/5V LVPECL/ECL Receiver

TABLE 8. ORDERING INFORMATION

| Part/Order Number | Marking | Package | Count | Temperature |
|-------------------|-------------|-------------------------------|-------------|---------------|
| ICS853017AM | ICS853017AM | 20 Lead SOIC | 38 per tube | -40°C to 85°C |
| ICS853017AMT | ICS853017AM | 20 Lead SOIC on Tape and Reel | 1000 | -40°C to 85°C |

The aforementioned trademark, HiPerClockS™ is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.