

# Frequency Generator & Integrated Buffers for PENTIUM/Pro™


## **General Description**

The ICS9148-08 generates all clocks required for high speed RISC or CISC microprocessor systems such as Intel PentiumPro or Cyrix. Eight different reference frequency multiplying factors are externally selectable with smooth frequency transitions.

Features include four CPU, seven PCI and Twelve SDRAM clocks. Two reference outputs are available equal to the crystal frequency. Plus the IOAPIC output powered by VDDL1. One 48 MHz for USB, and one 24 MHz clock for Super IO. Spread Spectrum built in  $\pm 1.5\%$  modulation to reduce the EMI. Serial programming I<sup>2</sup>C interface allows changing functions, stop clock programing and Frequency selection. Rise time adjustment for VDD at 3.3V or 2.5V CPU. Additionally, the device meets the Pentium power-up stabilization, which requires that CPU and PCI clocks be stable within 2ms after power-up. It is not recommended to use I/O dual function pin for the slots (ISA, PCI, CPU, DIMM). The add on card might have a pull up or pull down.

High drive PCICLK and SDRAM outputs typically provide greater than 1 V/ns slew rate into 30pF loads. CPUCLK outputs typically provide better than 1V/ns slew rate into 20pF loads while maintaining  $50\pm5\%$  duty cycle. The REF and 24 and 48 MHz clock outputs typically provide better than 0.5V/ns slew rates.


# **Block Diagram**



#### **Features**

- 3.3V outputs: SDRAM, PCI, REF, 48/24 MHz
- 2.5V or 3.3V outputs; CPU, IOAPIC
- 20 ohm CPU clock output impedance
- 20 ohm PCI clock output impedance
- Skew from CPU (earlier) to PCI clock 1 to 4 ns, center 2.6 ns.
- No external load cap for C<sub>L</sub>=18pF crystals
- ±250 ps CPU, PCI clock skew
- 400ps (cycle to cycle) CPU jitter
- Smooth frequency switch, with selections from 50 to 83.3 MHz CPU.
- I<sup>2</sup>C interface for programming
- 2ms power up clock stable time
- Clock duty cycle 45-55%.
- 48 pin 300 mil SSOP package
- 3.3V operation, 5V tolerant input.

## **Pin Configuration**



\* Internal Pull-up Resistor of 240K to 3.3V on indicated inputs

## **Power Groups**

VDD1 = REF (0:1), X1, X2

VDD2 = PCICLK F, PCICLK(0:5)

VDD3 = SDRAM (0:11), supply for PLL core,

24MHz, 48MHz

VDDL1 = IOAPIC

VDDL2 = CPUCLK (0:3)

Pentium is a trademark of Intel Corporation  ${\rm I}^2{\rm C}$  is a trademark of Philips Corporation

# ICS9148-08



# **Pin Descriptions**

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1	VDD1	PWR	Ref (0:1), XTAL power supply, nominal 3.3V
2	REF0	OUT	14.318 MHz reference clock.
	CPU3.3#_2.5 <sup>1,2</sup>	IN	Indicates whether VDDL2 is 3.3V or 2.5V. High=2.5V CPU, LOW=3.3V CPU <sup>1</sup> . Latched input <sup>2</sup>
3,9,16,22,27, 33,39,45	GND	PWR	Ground
4	X1	IN	Crystal input, has internal load cap (33pF) and feedback resistor from X2
5	X2	OUT	Crystal output, nominally 14.318MHz. Has internal load cap (33pF)
6,14	VDD2	PWR	Supply for PCICLK_F and PCICLK (0:5), nominal 3.3V
7	PCICLK_F	OUT	Free running PCI clock
,	FS1 <sup>1, 2</sup>	IN	Frequency select pin. Latched Input
8	PCICLK0	OUT	PCI clock output.
	FS2 <sup>1, 2</sup>	IN	Frequency select pin. Latched Input
10, 11, 12, 13	PCICLK(1:4)	OUT	PCI clock outputs.
	PCICLK5	OUT	PCI clock output. (In desktop mode, MODE=1)
15	PCI_STOP#1	IN	Halts PCICLK(0:5) clocks at logic 0 level, when input low (In mobile mode, MODE=0)
17, 18, 20, 21, 28, 29, 31, 32, 34, 35,37,38	SDRAM (0:11)	OUT	SDRAM clock outputs.
19,30,36	VDD3	PWR	Supply for SDRAM (0:11), PLL core and 24,48MHz clocks, nominal 3.3V
23	SDATA	IN	Data input for I <sup>2</sup> C serial input.
24	SCLK	IN	Clock input of I <sup>2</sup> C input
	24MHz	OUT	24MHz output clock
25	MODE <sup>1, 2</sup>	IN	Pin 15, pin 46 function select pin, 1=Desktop Mode, 0=Mobile Mode. Latched Input.
26	48MHz	OUT	48MHz output clock
26	FS0 <sup>1, 2</sup>	IN	Frequency select pin. Latched Input
40, 41, 43, 44	CPUCLK(0:3)	OUT	CPU clock outputs, powered by VDDL2. Low if CPU_STOP#=Low
42	VDDL2	PWR	Supply for CPU (0:3), either 2.5V or 3.3V nominal
46	REF1	OUT	14.318 MHz reference clock, (in Desktop Mode, MODE=1) This REF output is the STRONGER buffer for ISA BUS loads.
40	CPU_STOP#1	IN	Halts CPUCLK (0:3) clocks at logic 0 level, when input low (in Mobile Mode, MODE=0)
47	IOAPIC	OUT	IOAPIC clock output. 14.318 MHz Powered by VDDL1.
48	VDDL1	PWR	Supply for IOAPIC, either 2.5 or 3.3V nominal

### Notes:

- 1: Internal Pull-up Resistor of 240K to 3.3V on indicated inputs
- 2: Bidirectional input/output pins, input logic levels are latched at internal power-on-reset. Use 10Kohm resistor to program logic high to VDD or logic low to GND.



# Mode Pin - Power Management Input Control

MODE, Pin 25 (Latched Input)	Pin 46	Pin 15
0	CPU_STOP# (INPUT)	PCI_STOP# (INPUT)
1	REF1 (OUTPUT)	PCICLK5 (OUTPUT)

# **Power Management Functionality**

CPU_STOP#	PCI_STOP#	CPUCLK Outputs	PCICLK (0:5)	PCICLK_F, REF, 24/48MHz and SDRAM	Crystal OSC	vco
0	1	Stopped Low	Running	Running	Running	Running
1	1	Running	Running	Running	Running	Running
1	0	Running	Stopped Low	Running	Running	Running

# CPU 3.3#\_2.5V Buffer selector for CPUCLK and IOAPIC drivers.

CPU3.3#_2.5 Input level (Latched Data)	Buffer Selected for operation at:
1	2.5V VDD
0	3.3V VDD

# **Functionality**

 $V_{DD}1,2,3=3.3V\pm5\%,\ V_{DDL}1,2=2.5V\pm5\%$  or  $3.3\pm5\%,\ TA=0$  to  $70^{\circ}C$  Crystal (X1, X2) = 14.31818MHz

FS2	FS1	FS0	CPU, SDRAM(MHz)	PCICLK (MHz)	REF, IOAPIC (MHz)
0	0	0	50.0	25.0 (1/2 CPU)	14.318
0	0	1	75.0	30 (CPU/2.5)	14.318
0	1	0	83.3	33.3	14.318
0	1	1	68.5	34.25 (1/2 CPU)	14.318
1	0	0	55.0	27.5 (1/2 CPU)	14.318
1	0	1	75.0	37.5 (1/2 CPU)	14.318
1	1	0	60.0	30.0 (1/2 CPU)	14.318
1	1	1	66.8	33.4 (1/2 CPU)	14.318



# General I<sup>2</sup>C serial interface information

A. For the clock generator to be addressed by an I<sup>2</sup>C controller, the following address must be sent as a start sequence, with an acknowledge bit between each byte.

Clock Generator Address (7 bits) A(6:0) & R/W#	ACK	+ 8 bits dummy command code	ACK	+ 8 bits dummy Byte count	ACK
D2(H)					

Then Byte 0, 1, 2, etc in sequence until STOP.

B. The clock generator is a slave/receiver I<sup>2</sup>C component. It can "read back "(in Philips I<sup>2</sup>C protocol) the data stored in the latches for verification. (set R/W# to 1 above). There is no BYTE count supported, so it does not meet the Intel SMB PIIX4 protocol.

Clock Generator Address (7 bits) A(6:0) & R/W#	ACK	Byte 0	ACK	Byte 1	ACK
D3(H)					

Byte 0, 1, 2, etc in sequence until STOP.

- C. The data transfer rate supported by this clock generator is 100K bits/sec (standard mode)
- D. The input is operating at 3.3V logic levels.
- E. The data byte format is 8 bit bytes.
- F. To simplify the clock generator I<sup>2</sup>C interface, the protocol is set to use only block writes from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
- G In the power down mode (PWR\_DWN# Low), the SDATA and SCLK pins are tristated and the internal data latches maintain all prior programming information.
- H. At power-on, all registers are set to a default condition. See Byte 0 detail for default condition, Bytes 1 through 5 default to a 1 (Enabled output state)

# **Serial Configuration Command Bitmap**

Byte0: Functionality and Frequency Select Register (default = 0)

Bit	Description				
Bit 7		0 - ±1.5% Spread Spectrum Modulation 1 - ±0.6% Spread Spectrum Modulation			
	Bit6 Bit5 Bit4	CPU clock	PCI		
	111	66.8	33.4(1/2 CPU)		
	110	60.0	30.0 (1/2 CPU)		
	101	75.0	37.5 (1/2 CPU)		
Bit 6:4	100	55.0	27.5 (1/2 CPU)	Note1	
	011	68.5	34.5 (1/2 CPU)		
	010	83.3	33.3		
	001	75.0	30.0 (CPU/2.5)		
	000	25.0 (1/2 CPU)			
Bit 3	0 - Frequency is selected by hardware select, Latched Inputs				
Dit 3	1 - Frequency is selected by Bit 6:4 (above)				
		m center spread typ		0	
	1 - Spread Spectrum down spread type.				
Bit 1	0 - Normal				
DIL I	1 - Spread Spectrum Enabled				
Bit 0	Bit 0 0 - Running				
Dit 0	1- Tristate all outp	uts		0	

Note 1. Default at Power-up will be for latched logic inputs to define frequency. Bits 4, 5, 6 are default to 000, and if bit 3 is written to a 1 to use Bits 6:4, then these should be defined to desired frequency at same write cycle.

Note: PWD = Power-Up Default

I<sup>2</sup>C is a trademark of Philips Corporation



Byte 1: CPU,Active/Inactive Register (1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit 7	-	1	(Reserved)
Bit 6	1	1	(Reserved)
Bit 5	-	1	(Reserved)
Bit 4	-	1	(Reserved)
Bit 3	40	1	CPUCLK3 (Act/Inact)
Bit 2	41	1	CPUCLK2 (Act/Inact)
Bit 1	43	1	CPUCLK1 (Act/Inact)
Bit 0	44	1	CPUCLK0 (Act/Inact)

#### Notes:

1. Inactive means outputs are held LOW and are disabled from switching.

Byte 3: SDRAMActive/Inactive Register (1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit 7	28	1	SDRAM7 (Act/Inact)
Bit 6	29	1	SDRAM6 (Act/Inact)
Bit 5	31	1	SDRAM5 (Act/Inact)
Bit 4	32	1	SDRAM4 (Act/Inact)
Bit 3	34	1	SDRAM3 (Act/Inact)
Bit 2	35	1	SDRAM2 (Act/Inact)
Bit 1	37	1	SDRAM1 (Act/Inact)
Bit 0	38	1	SDRAM0 (Act/Inact)

#### Notes:

1. Inactive means outputs are held LOW and are disabled from switching.

Byte 5: Peripheral Active/Inactive Register (1 = enable, 0 = disable)

`			
Bit	Pin #	PWD	Description
Bit 7	-	1	(Reserved)
Bit 6	-	1	(Reserved)
Bit 5	-	1	(Reserved)
Bit 4	47	1	IOAPIC0 (Act/Inact)
Bit 3	-	1	(Reserved)
Bit 2	-	1	(Reserved)
Bit 1	46	1	REF1 (Act/Inact)
Bit 0	2	1	REF0 (Act/Inact)

#### **Notes:**

- Inactive means outputs are held LOW and are disabled from switching. These outputs are designed to be configured at power-on and are not expected to be configured during the normal modes of operation.
- 2. REF1 only in Desktop Mode

Byte 2: PCIActive/Inactive Register (1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit 7	-	1	(Reserved)
Bit 6	7	1	PCICLK_F (Act/Inact)
Bit 5	15	1	PCICLK5 (Act/Inact) (Desktop only)
Bit 4	14	1	PCICLK4 (Act/Inact)
Bit 3	12	1	PCICLK3 (Act/Inact)
Bit 2	11	1	PCICLK2 (Act/Inact)
Bit 1	10	1	PCICLK1 (Act/Inact)
Bit 0	8	1	PCICLK0 (Act/Inact)

#### **Notes:**

- 1. Inactive means outputs are held LOW and are disabled from switching.
- 2. PCICLK5 only in Desktop Mode

Byte 4: SDRAM Active/Inactive Register (1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit 7	-	1	(Reserved)
Bit 6	-	1	(Reserved)
Bit 5	-	1	(Reserved)
Bit 4	-	1	(Reserved)
Bit 3	17	1	SDRAM11 (Act/Inact)
Bit 2	18	1	SDRAM10 (Act/Inact)
Bit 1	20	1	SDRAM9 (Act/Inact)
Bit 0	21	1	SDRAM8 (Act/Inact)

#### Notes:

 Inactive means outputs are held LOW and are disabled from switching. These outputs are designed to be configured at power-on and are not expected to be configured during the normal modes of operation.

Byte 6: Optional Register For Possible Future Requirements

Bit	Pin #	PWD	Description
Bit 7	-	1	(Reserved)
Bit 6	-	1	(Reserved)
Bit 5	-	1	(Reserved)
Bit 4	-	1	(Reserved)
Bit 3	-	1	(Reserved)
Bit 2	-	1	(Reserved)
Bit 1	-	1	(Reserved)
Bit 0	-	1	(Reserved)

#### **Notes:**


1. Byte 6 is reserved by Integrated Circuit Systems for future applications.

Note: PWD = Power-Up Default



## **CPU\_STOP# Timing Diagram**

CPU\_STOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPU clocks for low power operation. CPU\_STOP# is synchronized by the ICS9148-08. The minimum that the CPU clock is enabled (CPU\_STOP# high pulse) is 100 CPU clocks. All other clocks will continue to run while the CPU clocks are disabled. The CPU clocks will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse. CPU clock on latency is less than 4 CPU clocks and CPU clock off latency is less than 4 CPU clocks.




#### Notes:

- 1. All timing is referenced to the internal CPU clock.
- 2. CPU\_STOP# is an asynchronous input and metastable conditions may exist. This signal is synchronized to the CPU clocks inside the ICS9148-08.
- 3. All other clocks continue to run undisturbed. (including SDRAM outputs).



# PCI\_STOP# Timing Diagram

PCI\_STOP# is an asynchronous input to the ICS9148-08. It is used to turn off the PCICLK (0:5) clocks for low power operation. PCI\_STOP# is synchronized by the ICS9148-08 internally. The minimum that the PCICLK (0:5) clocks are enabled (PCI\_STOP# high pulse) is at least 10 PCICLK (0:5) clocks. PCICLK (0:5) clocks are stopped in a low state and started with a full high pulse width guaranteed. PCICLK (0:5) clock on latency cycles are only one rising PCICLK clock off latency is one PCICLK clock.



#### Notes:

- 1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9148 device.)
- 2. PCI\_STOP# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized inside the ICS9148.
- 3. All other clocks continue to run undisturbed.
- 4. CPU\_STOP# is shown in a high (true) state.



# Shared Pin Operation - Input/Output Pins

Pins 2, 7, 8, 25 and 26 on the ICS9148-08 serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 4-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kilohm(10K) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period.

Figs. 1 and 2 show the recommended means of implementing this function. In Fig. 1 either one of the resistors is loaded onto the board (selective stuffing) to configure the device's internal logic. Figs. 2a and b provide a single resistor loading option where either solder spot tabs

or a physical jumper header may be used.

These figures illustrate the optimal PCB physical layout options. These configuration resistors are of such a large ohmic value that they do not effect the low impedance clock signals. The layouts have been optimized to provide as little impedance transition to the clock signal as possible, as it passes through the programming resistor pad(s).




Fig. 1






Fig. 2a




Fig. 2b

## ICS9148-08



## **Absolute Maximum Ratings**

Supply Voltage..... 7.0 V

Logic Inputs...... GND -0.5 V to V<sub>DD</sub> +0.5 V

Ambient Operating Temperature . . . . . . . . 0  $^{\circ}$ C to  $+70 ^{\circ}$ C

Storage Temperature . . . . . . . . . . . . . . . . . -65°C to +150°C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

# **Electrical Characteristics - Input/Supply/Common Output Parameters**

 $T_A = 0 - 70C$ ; Supply Voltage  $V_{DD} = V_{DDL} = 3.3 \text{ V} + /-5\%$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	$V_{IH}$		2		V <sub>DD</sub> +0.3	V
Input Low Voltage	Vil		Vss-0.3		0.8	V
Input High Current	$I_{\mathrm{IH}}$	$V_{\rm IN} = V_{\rm DD}$		0.1	5	μΑ
Input Low Current	IIL1	$V_{IN} = 0$ V; Inputs with no pull-up resistors	-5	2		μΑ
Input Low Current	I <sub>IL2</sub>	$V_{IN} = 0 \text{ V}$ ; Inputs with pull-up resistors	-200	-100		μΑ
Operating	I <sub>DD3.3OP</sub>	C <sub>L</sub> = 0 pF; Select @ 66MHz		100	160	mA
Supply Current						
Input Frequency	$F_{i}$	$V_{\rm DD} = 3.3 \text{ V}$	12	14.318	16	MHz
Input Capacitance <sup>1</sup>	Cin	Logic Inputs			5	pF
	Cinx	X1 & X2 pins	27	36	45	pF
Transition Time <sup>1</sup>	Ttrans	To 1st crossing of target Freq.			2	ms
Clk Stabilization <sup>1</sup>	Тѕтав	From VDD = 3.3 V to 1% target Freq.			2	ms
Skew <sup>1</sup>	t <sub>CPU-SDRAM1</sub>	$V_T = 1.5 \text{ V}$			500	ps
	tcpu-pci1	$V_T = 1.5 \text{ V}$	1	2.6	4	ns

<sup>&</sup>lt;sup>1</sup>Guaranteed by design, not 100% tested in production.

# Electrical Characteristics - Input/Supply/Common Output Parameters

TA = 0 - 70C; Supply Voltage VDD = 3.3 V + /-5%, VDDL = 2.5 V + /-5% (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Supply						
Current	I <sub>DD2.5OP</sub>	$C_L = 0 \text{ pF}$ ; Select @ 66.8 MHz		8	20	mA
Skew <sup>1</sup>	tcpu-sdram2	$V_T = 1.5 \text{ V}; V_{TL} = 1.25 \text{ V}$			800	ps
	tcpu-pci2	$V_T = 1.5 \text{ V}; V_{TL} = 1.25 \text{ V}$	1		4	ps

<sup>&</sup>lt;sup>1</sup>Guaranteed by design, not 100% tested in production.



# **Electrical Characteristics - CPU**

 $T_{A} = 0 \text{ - } 70C; \ V_{DD} = 3.3 \ V \text{ +/-5\%}, \ V_{DDL} = 2.5 \ V \text{ +/-5\%}; \ C_{L} = 20 \ pF$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance <sup>1</sup>	Rdsp2b	$V_{\rm O} = V_{\rm DD}*(0.5)$	13.5		45	Ohm
Output Impedance <sup>1</sup>	R <sub>DSN2B</sub>	$V_{\rm O} = V_{\rm DD} * (0.5)$	13.5		45	Ohm
Output High Voltage	V <sub>OH2B</sub>	$I_{OH} = -8 \text{ mA}$	2	2.2		V
Output Low Voltage	V <sub>OL2B</sub>	$I_{OL} = 12 \text{ mA}$		0.3	0.4	V
Output High Current	Іон2в	$V_{OH} = 1.7 \text{ V}$		-20	-16	mA
Output Low Current	Iol2B	$V_{OL} = 0.7 \text{ V}$	19	26		mA
Rise Time <sup>1</sup>	t <sub>r2B</sub>	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.0 \text{ V}$		2.2	2.5	ns
Fall Time <sup>1</sup>	t <sub>£2</sub> B	$V_{OH} = 2.0 \text{ V}, V_{OL} = 0.4 \text{ V}$		1.1	1.6	ns
Duty Cycle <sup>1</sup>	d <sub>t2B</sub>	$V_T = 1.25 \text{ V}$	45		55	%
Skew <sup>1</sup>	t <sub>sk2B</sub>	$V_T = 1.25 \text{ V}$			250	ps
Jitter, Cycle-to-cycle <sup>1</sup>	tjcyc-cyc2B	$V_T = 1.25 \text{ V}$		200	300	ps
Jitter, One Sigma <sup>1</sup>	tj1s2B	$V_T = 1.25 \text{ V}$		50	150	ps
Jitter, Absolute <sup>1</sup>	tjabs2B	$V_T = 1.25 \text{ V}$	-250		+250	ps

Guaranteed by design, not 100% tested in production.

## **Electrical Characteristics - PCI**

 $T_{A} = 0 \text{ - } 70C; \ V_{DD} = V_{DDL} = 3.3 \ V \text{ +/-5\%} \ ; \ C_{L} = 30 \ pF$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance <sup>1</sup>	Rdsp1	$V_{\rm O} = V_{\rm DD}*(0.5)$	10		24	Ohm
Output Impedance <sup>1</sup>	R <sub>DSN1</sub>	$V_{\rm O} = V_{\rm DD}*(0.5)$	10		24	Ohm
Output High Voltage	V <sub>OH1</sub>	$I_{OH} = -28 \text{ mA}$	2.4	3		V
Output Low Voltage	V <sub>OL1</sub>	$I_{OL} = 23 \text{ mA}$		0.2	0.4	V
Output High Current	Іон1	$V_{OH} = 2.0 \text{ V}$		-60	-40	mA
Output Low Current	$I_{OL1}$	$V_{OL} = 0.8 \text{ V}$	41	50		mA
Rise Time <sup>1</sup>	$t_{r1}$	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$		1.6	2	ns
Fall Time <sup>1</sup>	tfi	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$		1.2	2	ns
Duty Cycle <sup>1</sup>	dt1	$V_T = 1.5 \text{ V}$	45	51	55	%
Skew <sup>1</sup>	tsk1	$V_T = 1.5 \text{ V}$		100	250	ps
Jitter, One Sigma <sup>1</sup>	tj1s1	$V_T = 1.5 \text{ V}$		100	300	ps
Jitter, Absolute <sup>1</sup>	tjabs1	$V_T = 1.5 \text{ V}$	-500		500	ps

<sup>&</sup>lt;sup>1</sup>Guaranteed by design, not 100% tested in production.



# **Electrical Characteristics - SDRAM**

 $T_A = 0$  - 70C;  $V_{DD} = V_{DDL} = 3.3 \text{ V} + /-5\%$ ;  $C_L = 30 \text{ pF}$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance <sup>1</sup>	R <sub>DSP1</sub>	$V_{\rm O} = V_{\rm DD}*(0.5)$	10		24	Ω
Output Impedance <sup>1</sup>	Rdsn1	$V_{\rm O} = V_{\rm DD}*(0.5)$	10		24	Ω
Output High Voltage	V <sub>OH1</sub>	Iон = -28 mA	2.4	3		V
Output Low Voltage	V <sub>OL1</sub>	$I_{OL} = 23 \text{ mA}$		0.2	0.4	V
Output High Current	Іон1	$V_{OH} = 2.0 \text{ V}$		-60	-40	mA
Output Low Current	Iol1	$V_{OL} = 0.8 \text{ V}$	41	50		mA
Rise Time <sup>1</sup>	Tr1	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$		1.6	2	ns
Fall Time <sup>1</sup>	$T_{\mathrm{fl}}$	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$		1.2	2	ns
Duty Cycle <sup>1</sup>	$D_{t1}$	$V_T = 1.5 \text{ V}$	45	52	55	%
Skew <sup>1</sup>	Tsk1	$V_T = 1.5 \text{ V}$		150	250	ps
Jitter, One Sigma <sup>1</sup>	Tj1s1	$V_T = 1.5 \text{ V}$		50	150	ps
Jitter, Absolute <sup>1</sup>	Tjabs1	$V_T = 1.5 \text{ V}$	-250		+250	ps

Guaranteed by design, not 100% tested in production.

## **Electrical Characteristics - IOAPIC**

 $T_{A} = 0 - 70C; \ V_{DD} = 3.3 \ V + / -5\%, \ V_{DDL} = 2.5 \ V + / -5\%; \ C_{L} = 20 \ pF$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance <sup>1</sup>	R <sub>DSP4B</sub>	$V_{\rm O} = V_{\rm DD}*(0.5)$	13.5		45	Ohm
Output Impedance <sup>1</sup>	R <sub>DSN4B</sub>	$V_{\rm O} = V_{\rm DD}*(0.5)$	13.5		45	Ohm
Output High Voltage	V <sub>OH4B</sub>	$I_{OH} = -8 \text{ mA}$	2	2.2		V
Output Low Voltage	V <sub>OL4B</sub>	$I_{OL} = 12 \text{ mA}$		0.3	0.4	V
Output High Current	Іон4в	$V_{OH} = 1.7 \text{ V}$		-20	-16	mA
Output Low Current	I <sub>OL4B</sub>	$V_{OL} = 0.7 \text{ V}$	19	26		mA
Rise Time <sup>1</sup>	Tr4B	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.0 \text{ V}$		1.4	1.7	ns
Fall Time <sup>1</sup>	T <sub>f</sub> 4B	$V_{OH} = 2.0 \text{ V}, V_{OL} = 0.4 \text{ V}$		1.3	1.6	ns
Duty Cycle <sup>1</sup>	D <sub>t4B</sub>	$V_T = 1.25 \text{ V}$	50		60	%
Jitter, One Sigma <sup>1</sup>	Tj1s4B	$V_T = 1.25 \text{ V}$		1	3	%
Jitter, Absolute <sup>1</sup>	Tjabs4B	$V_T = 1.25 \text{ V}$	-5		5	%

Guaranteed by design, not 100% tested in production.




# Electrical Characteristics - 24,48MHz, REF(0:1)

 $T_A = 0 - 70C$ ;  $V_{DD} = V_{DDL} = 3.3 \text{ V} + /-5\%$ ;  $C_L = 10 - 20 \text{ pF}$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance <sup>1</sup>	Rdsp5	$V_O = V_{DD}*(0.5)$	20		60	Ohm
Output Impedance <sup>1</sup>	R <sub>DSN5</sub>	$V_{\rm O} = V_{\rm DD}*(0.5)$	20		60	Ohm
Output High Voltage	Voh5	Іон = -16 mA	2.4	2.6		V
Output Low Voltage	V <sub>OL5</sub>	$I_{OL} = 9 \text{ mA}$		0.3	0.4	V
Output High Current	I <sub>OH5</sub>	$V_{OH} = 2.0 \text{ V}$		-32	-22	mA
Output Low Current	Iol5	$V_{OL} = 0.8 \text{ V}$	16	25		mA
Rise Time <sup>1</sup>	$t_{r5}$	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$		1.7	4	ns
Fall Time <sup>1</sup>	t <sub>f</sub> 5	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$		1.6	4	ns
Duty Cycle <sup>1</sup>	d <sub>t5</sub>	$V_T = 1.5 \text{ V}$	45	53	55	%
Jitter, One Sigma <sup>1</sup>	t <sub>j1s5</sub>	$V_T = 1.5 \text{ V}$		1	3	%
Jitter, Absolute <sup>1</sup>	tjabs5	$V_T = 1.5 \text{ V}$		3	8	%

Guaranteed by design, not 100% tested in production.





# **SSOP Package**

SYMBOL	CO	MMON DIMI	ENSIONS	VARIATIONS	D			N
	MIN.	NOM.	MAX.		MIN.	NOM.	MAX.	
A	.095	.101	.110	AC	.620	.625	.630	48
A1	.008	.012	.016					
A2	.088	.090	.092					
В	.008	.010	.0135					
С	.005	-	.010					
D		See Variatio	ons					
Е	.292	.296	.299					
e		0.025 BSC						
Н	.400	.406	.410					
h	.010	.013	.016					
L	.024	.032	.040					
N		See Variatio	ons					
~	0°	5°	8°					
X	.085	.093	.100					

# **Ordering Information**

ICS9148F-08

Example:

