



Frequency Timing Generator for Differential PIII Type Dual-CPU Systems

Recommended Application:

Serverwork HE-T, HE-SL & LE-T Chipsets

Output Features:

- 2 - CPUs @ 2.5V, up to 180MHz
- 2 - CPU chipset @ 2.5V, up to 180MHz
- 3 - IOAPIC @ 2.5V
- 3 - 3V66MHz @ 3.3V
- 11 - PCIs @ 3.3V
- 1 - 48MHz, @ 3.3V fixed
- 1 - 24/48MHz, @ 3.3V
- 2 - REF @ 3.3V


Features:

- Up to 180MHz frequency support
- Support power management: Power down Mode from I²C programming.
- Spread spectrum for EMI control ±0.25% center spread).
- Uses external 14.318MHz crystal
- 5 - FS pins for frequency select


Key Specifications:

- CPU Output Jitter: <150ps
- IOAPIC Output Jitter: <500ps
- 48MHz, 3V66, PCI Output Jitter: <500ps
- Ref Output Jitter. <1000ps
- CPU Output Skew: <175ps
- IOAPIC Output Skew <250ps
- PCI Output Skew: <500ps
- 3V66 Output Skew <250ps
- CPU to 3V66 Output Offset: 0.8 - 1.8ns (typ = 1.3ns)
- CPU to PCI Output Offset: 0.0 - 1.5ns (typ = 0.9ns)
- CPU to IOAPIC Output Offset: 1.5 - 4.0ns (typ = 2.0ns)

Block Diagram



Pin Configuration



48-pin SSOP

*120K ohm pull-up to VDD on indicated inputs.



General Description

The **ICS932S202** is a main clock synthesizer chip for Pentium II based systems using Rambus Interface DRAMs. This chip provides all the clocks required for such a system.

Spread Spectrum may be enabled through I²C. Spread spectrum typically reduces system EMI by 8dB to 10dB. This simplifies EMI qualification without resorting to board design iterations or costly shielding. The **ICS932S202** employs a proprietary closed loop design, which tightly controls the percentage of spreading over process and temperature variations.

Pin Descriptions

Pin number	Pin name	Type	Description
1, 7, 13, 19, 25, 31, 36, 41, 45	GND	PWR	Ground pins
2	REF0	OUT	14.318MHz reference clock outputs at 3.3V
3	REF1	OUT	14.318MHz reference clock outputs at 3.3V
	SEL24_48	IN	Logic input to select 24 or 48MHz for pin 26 output
4, 10, 16, 23, 28, 35	VDD	PWR	Power pins 3.3V
5	X1	IN	XTAL_IN 14.318MHz crystal input
6	X2	OUT	XTAL_OUT Crystal output
8	PCICLK0	OUT	PCI clock output at 3.3V. Synchronous to CPU clocks.
	FS0	IN	Logic - input for frequency selection
9	PCICLK1	OUT	PCI clock output at 3.3V. Synchronous to CPU clocks.
	FS1	IN	Logic - input for frequency selection
11	PCICLK2	OUT	PCI clock output at 3.3V. Synchronous to CPU clocks.
	FS2	IN	Logic - input for frequency selection
12	PCICLK3	OUT	PCI clock output at 3.3V. Synchronous to CPU clocks.
	FS3	IN	Logic - input for frequency selection
22, 21, 20, 18, 17, 15, 14	PCICLK (10:4)	OUT	PCI clock outputs at 3.3V. Synchronous to CPU clocks.
24	PD#	IN	This asynchronous input powers down the chip when drive active(Low). The internal PLLs are disabled and all the output clocks are held at a Low state.
26	24_48MHz	OUT	24 or 48MHz output selectable by SEL24_48# (0=48MHz 1=24MHz)
27	48MHz	OUT/IN	Fixed 48MHz clock output. 3.3V
	FS4	IN	Logic - input for frequency selection
29	SCLK	IN	Clock input of I ² C input
30	SDATA	I/O	Data pin for I ² C circuitry 5V tolerant
34, 33, 32	3V66 (2:0)	OUT	3.3V clock outputs. These outputs are stopped when CPU_STOP# is driven active..
38, 37	CPU_CSCLK (1:0)	OUT	Chipset clock outputs @ 2.5V
40, 42	CPUCCLK (1:0)	OUT	CPU clock outputs @ 2.5V.
39, 43	VDDLCPU	PWR	Power pins for CPUCCLKs. 2.5V
44, 46, 47	IOAPIC (2:0)	OUT	IOAPIC clocks @ 2.5V. Synchronous with CPUCCLKs.
48	VDDLAPIC	PWR	Power pin for the IOAPIC outputs. 2.5V.



Functionality

FS4	FS3	FS2	FS1	FS0	CPU	PCI	3V66	IOAPIC
0	0	0	0	0	103.0	34.33	68.67	17.17
0	0	0	0	1	100.0	33.33	66.67	16.67
0	0	0	1	0	100.45	33.48	66.97	16.74
0	0	0	1	1	100.9	33.63	67.27	16.82
0	0	1	0	0	107.1	35.70	71.40	17.85
0	0	1	0	1	109.0	36.33	72.67	18.17
0	0	1	1	0	112.0	37.33	74.67	18.67
0	0	1	1	1	114.00	28.50	57.00	14.25
0	1	0	0	0	116.00	29.00	58.00	14.50
0	1	0	0	1	118.00	29.50	59.00	14.75
0	1	0	1	0	133.30	33.33	66.65	16.66
0	1	0	1	1	120.00	30.00	60.00	15.00
0	1	1	0	0	122.00	30.50	61.00	15.25
0	1	1	0	1	125.00	31.25	62.50	15.63
0	1	1	1	0	50.0	16.67	33.33	8.33
0	1	1	1	1	66.7	16.67	33.33	8.33
1	0	0	0	0	133.3	33.33	66.67	16.67
1	0	0	0	1	133.9	33.48	66.95	16.74
1	0	0	1	0	138.0	34.50	69.00	17.25
1	0	0	1	1	142.0	35.50	71.00	17.75
1	0	1	0	0	146.0	36.50	73.00	18.25
1	0	1	0	1	150.0	37.50	75.00	18.75
1	0	1	1	0	153.0	38.25	76.50	19.13
1	0	1	1	1	156.0	39.00	78.00	19.50
1	1	0	0	0	159.1	39.78	79.55	19.89
1	1	0	0	1	162.0	40.50	81.00	20.25
1	1	0	1	0	166.7	41.67	83.33	20.83
1	1	0	1	1	168.0	42.00	84.00	21.00
1	1	1	0	0	171.0	42.75	85.50	21.38
1	1	1	0	1	174.0	43.50	87.00	21.75
1	1	1	1	0	177.0	44.25	88.50	22.13
1	1	1	1	1	180.0	45.00	90.00	22.50



Serial Configuration Command Bitmap

Byte 0: Functionality and frequency select register (Default = 0)

Bit	Description									PWD	
Bit (2, 7:4)	Bit 2 FS4	Bit 7 FS3	Bit 6 FS2	Bit 5 FS1	Bit 4 FS0	CPU	PCI	3V66	IOAPIC	Reserved Note 1	
	0	0	0	0	0	0	103.0	34.33	68.67		17.17
	0	0	0	0	0	1	100.0	33.33	66.67		16.67
	0	0	0	0	1	0	100.45	33.48	66.97		16.74
	0	0	0	0	1	1	100.9	33.63	67.27		16.82
	0	0	0	1	0	0	107.1	35.70	71.40		17.85
	0	0	0	1	0	1	109.0	36.33	72.67		18.17
	0	0	0	1	1	0	112.0	37.33	74.67		18.67
	0	0	0	1	1	1	114.00	28.50	57.00		14.25
	0	0	1	0	0	0	116.00	29.00	58.00		14.50
	0	0	1	0	0	1	118.00	29.50	59.00		14.75
	0	0	1	0	1	0	133.30	33.33	66.65		16.66
	0	0	1	0	1	1	120.00	30.00	60.00		15.00
	0	0	1	1	0	0	122.00	30.50	61.00		15.25
	0	0	1	1	0	1	125.00	31.25	62.50		15.63
	0	0	1	1	1	0	50.0	16.67	33.33		8.33
	0	0	1	1	1	1	66.7	16.67	33.33		8.33
	1	0	0	0	0	0	133.3	33.33	66.67		16.67
	1	0	0	0	0	1	133.9	33.48	66.95		16.74
	1	0	0	0	1	0	138.0	34.50	69.00		17.25
	1	0	0	0	1	1	142.0	35.50	71.00		17.75
	1	0	0	1	0	0	146.0	36.50	73.00		18.25
	1	0	0	1	0	1	150.0	37.50	75.00		18.75
	1	0	0	1	1	0	153.0	38.25	76.50		19.13
	1	0	0	1	1	1	156.0	39.00	78.00		19.50
	1	0	1	0	0	0	159.1	39.78	79.55		19.89
	1	0	1	0	0	1	162.0	40.50	81.00		20.25
	1	0	1	0	1	0	166.7	41.67	83.33		20.83
1	0	1	0	1	1	168.0	42.00	84.00	21.00		
1	0	1	1	0	0	171.0	42.75	85.50	21.38		
1	0	1	1	0	1	174.0	43.50	87.00	21.75		
1	0	1	1	1	0	177.0	44.25	88.50	22.13		
1	0	1	1	1	1	180.0	45.00	90.00	22.50		
Bit 3	0 - Frequency is selected by hardware select, latched inputs 1 - Frequency is selected by Bit 2, 7:4									0	
Bit 1	0 - Normal 1 - Spread spectrum enabled									1	
Bit 0	0 - Running 1 - Tristate all outputs									0	

Note 1:

Default at power-up will be for latched logic inputs to define frequency, as displayed by Bit 3.



Byte 1: CPU, Active/Inactive Register (1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit 7	40	1	CPUCLK 1
Bit 6	38	1	CPUCSCLK0
Bit 5	37	1	CPUCSCLK1
Bit 4	42	1	CPUCLK 0
Bit 3	47	1	IOAPIC0
Bit 2	46	1	IOAPIC1
Bit 1	44	1	IOAPIC2
Bit 0	-	X	(Reserved)

Notes:

1. Inactive means outputs are held LOW and are disabled from switching.

Byte 2: PCI Active/Inactive Register (1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit 7	18	1	PCICLK7
Bit 6	17	1	PCICLK6
Bit 5	15	1	PCICLK5
Bit 4	14	1	PCICLK4
Bit 3	12	1	PCICLK3
Bit 2	11	1	PCICLK2
Bit 1	9	1	PCICLK1
Bit 0	8	1	PCICLK0

Notes:

1. Inactive means outputs are held LOW and are disabled from switching.

Byte 3: 3V66 Active/Inactive Register (1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit 7	34	1	3V66_0
Bit 6	33	1	3V66_1
Bit 5	32	1	3V66_2
Bit 4	-	X	FS1#
Bit 3	2	1	REF0
Bit 2	3	1	REF1
Bit 1	-	X	FS3#
Bit 0	-	X	FS2#

Notes:

1. Inactive means outputs are held LOW and are disabled from switching.

Byte 4: PCI Active/Inactive Register (1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit 7	26	1	24_48MHz
Bit 6	27	1	48MHz
Bit 5	-	X	FS0#
Bit 4	-	1	(Reserved)
Bit 3	22	1	PCICLK10
Bit 2	21	1	PCICLK9
Bit 1	20	1	PCICLK8
Bit 0	-	X	FS4#

Notes:

1. Inactive means outputs are held LOW and are disabled from switching.

Byte 5: Active/Inactive Register (1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit7	-	1	Reserved (Note)
Bit6	-	1	Reserved (Note)
Bit5	-	1	Reserved (Note)
Bit4	-	1	Reserved (Note)
Bit3	-	1	Reserved (Note)
Bit2	-	1	Reserved (Note)
Bit1	-	1	Reserved (Note)
Bit0	-	1	Reserved (Note)

Notes:

1. Inactive means outputs are held LOW and are disabled from switching.

Byte6: Active/Inactive Register (1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit7	-	0	Reserved (Note)
Bit6	-	0	Reserved (Note)
Bit5	-	0	Reserved (Note)
Bit4	-	0	Reserved (Note)
Bit3	-	0	Reserved (Note)
Bit2	-	1	Reserved (Note)
Bit1	-	1	Reserved (Note)
Bit0	-	0	Reserved (Note)

- Note:** Don't write into this register, writing into this register can cause malfunction



Absolute Maximum Ratings

Supply Voltage	5.5 V
Logic Inputs	GND –0.5 V to $V_{DD} + 0.5$ V
Ambient Operating Temperature	0°C to +70°C
Storage Temperature	–65°C to +150°C
Case Temperature	115°C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Electrical Characteristics - Input/Supply/Common Output Parameters

$T_A = 0 - 70^\circ\text{C}$; $V_{DD} = V_{DDL} = 3.3$ V +/-5% (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	V_{IH}		2		$V_{DD} + 0.3$	V
Input Low Voltage	V_{IL}		$V_{SS} - 0.3$		0.8	V
Input High Current	I_{IH}	$V_{IN} = V_{DD}$			5	μA
Input Low Current	I_{IL1}	$V_{IN} = 0\text{V}$; Inputs with no pull-up resistors	-5			μA
Input Low Current	I_{IL2}	$V_{IN} = 0\text{V}$; Inputs with pull-up resistors	-200			μA
Operating Supply Current	$I_{DD3.3OP100}$	$C_L = 30$ pF; Select @ 100 MHz		137	160	mA
	$I_{DD3.3OP133}$	$C_L = 30$ pF; Select @ 133 MHz		143	160	mA
Powerdown Current	$I_{DD3.3PD}$	$C_L = 30$ pF; PWRDWN#=0		220	600	μA
Input Frequency	F_i	$V_{DD} = 3.3$ V	11	14.318	16	MHz
Input Capacitance ¹	C_{IN}	Logic Inputs			5	pF
	C_{INX}	X1 & X2 pins	27		45	pF
Transition time ¹	T_{trans}	To 1st crossing of target frequency			3	ms
Settling Time ¹	T_s	From 1st crossing to 1 % target frequency.			3	ms
Clk Stabilization ¹	T_{STAB}	From $V_{DD} = 3.3$ V to 1% target frequency			3	ms

¹Guaranteed by design, not 100% tested in production.

Electrical Characteristics - Input/Supply/Common Output Parameters

$T_A = 0 - 70^\circ\text{C}$; $V_{DD} = 3.3$ V +/- 5%, $V_{DDL} = 2.5\text{V}$ +/- 5% (unless otherwise stated).

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Supply Current	$I_{DD2.5OP100}$	$C_L = 30$ pF; Select @ 100 MHz		34	75	mA
	$I_{DD2.5OP133}$	$C_L = 30$ pF; Select @ 133 MHz		58	90	mA
Power Down Supply Current	$I_{DD2.5PD}$	$C_L = 30$ pF; PWRDWN# = 0		3	100	mA



Group Offset

Group	Offset	Measurement Loads	Measure Points
CPU to 3V66	0.8 to 1.8ns CPU leads	CPU @ 20pF, 3V66 @ 30pF	CPU @ 1.25V, 3V66 @ 1.5V
CPU to PCI	0 to 1.5ns CPU leads	CPU @ 20pF, PCI @ 30pF	CPU @ 1.25V, PCI @ 1.5V
CPU to IOAPIC	1.5 to 4.0ns CPU leads	CPU @ 20pF, IOAPIC @ 20pF	CPU @ 1.25V, IOAPIC @ 1.25V

Note: 1. All offsets are to be measured at rising edges.

Electrical Characteristics - CPUCLK

T_A = 0 - 70°C; V_{DD} = 3.3 V +/-5%, V_{DDL} = 2.5V +/- 5 %; C_L = 20 pF (unless otherwise stated).

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V _{OH2B}	I _{OH} = -12 mA	2	2.3		V
Output Low Voltage	V _{OL2B}	I _{OL} = 12 mA		0.3	0.4	V
Output High Current	I _{OH2B}	V _{OH} = 1.7 V		-35	-19	mA
Output Low Current	I _{OL2B}	V _{OL} = 0.7 V	19	26		mA
Rise Time	t _{r2B} ¹	V _{OL} = 0.4 V, V _{OH} = 2.0 V	0.4	0.73	0.9	ns
Fall Time	t _{f2B} ¹	V _{OH} = 2.0 V, V _{OL} = 0.4 V	0.4	0.76	0.9	ns
Duty Cycle	d _{l2B} ¹	V _T = 1.25 V	45	50.6	55	%
Skew	Cpu0:1	V _T =1.25 to 1.5V @ all frequency		-2	175	ps
	CPU0:3	V _T =1.25 to 1.5V @ 66MHz		140	175	ps
		V _T =1.25 to 1.5V @ 100MHz		165	175	ps
		V _T =1.25 to 1.5V @ 133MHz		155	175	ps
		V _T =1.25 to 1.5V @ 200MHz		70	175	ps
Jitter, Cycle-to-cycle	t _{j_{cyc-cyc2B}} ¹	V _T = 1.25 V		108	250	ps

¹Guaranteed by design, not 100% tested in production.



Electrical Characteristics - 3V66

$T_A = 0 - 70^\circ\text{C}$; $V_{DD} = 3.3\text{ V} \pm 5\%$, $V_{DDL} = 2.5\text{ V} \pm 5\%$; $C_L = 30\text{ pF}$ (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V_{OH1}	$I_{OH} = -25\text{ mA}$	2.4	2.9		V
Output Low Voltage	V_{OL1}	$I_{OL} = 20\text{ mA}$		0.32	0.4	V
Output High Current	I_{OH1}	$V_{OH} = 2.0\text{ V}$		-73	-40	mA
Output Low Current	I_{OL1}	$V_{OL} = 0.8\text{ V}$	41	50		mA
Rise Time	T_r^1	$V_{OL} = 0.4\text{ V}$, $V_{OH} = 2.4\text{ V}$	0.5	1.31	2	ns
Fall Time	T_f^1	$V_{OH} = 2.4\text{ V}$, $V_{OL} = 0.4\text{ V}$	0.5	1.39	2	ns
Duty Cycle	D_t^1	$V_T = 1.5\text{ V}$	45	49	55	%
Skew	T_{sk1}^1	$V_T = 1.5\text{ V}$		85	250	ps
Jitter, Cycle-to-cycle	$t_{jyc-cyc}^1$	$V_T = 1.5\text{ V}$		163	500	ps

¹Guaranteed by design, not 100% tested in production.

Electrical Characteristics - PCICLK

$T_A = 0 - 70^\circ\text{C}$; $V_{DD} = 3.3\text{ V} \pm 5\%$, $V_{DDL} = 2.5\text{ V} \pm 5\%$; $C_L = 30\text{ pF}$ (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V_{OH1}	$I_{OH} = -11\text{ mA}$	2.4	3.1		V
Output Low Voltage	V_{OL1}	$I_{OL} = 9.4\text{ mA}$		0.17	0.4	V
Output High Current	I_{OH1}	$V_{OH} = 2.0\text{ V}$		-62	-22	mA
Output Low Current	I_{OL1}	$V_{OL} = 0.8\text{ V}$	25	45		mA
Rise Time ¹	t_{r1}	$V_{OL} = 0.4\text{ V}$, $V_{OH} = 2.4\text{ V}$	0.5	1.42	2.5	ns
Fall Time ¹	t_{f1}	$V_{OH} = 2.4\text{ V}$, $V_{OL} = 0.4\text{ V}$	0.5	1.54	2.5	ns
Duty Cycle ¹	d_{t1}	$V_T = 1.5\text{ V}$	45	50.8	55	%
Skew	t_{sk1}	$V_T = 1.5\text{ V}$		266	500	ps
Jitter, Cycle-to-cycle ¹	$t_{jyc-cyc}^1$	$V_T = 1.5\text{ V}$		133	500	ps

¹Guaranteed by design, not 100% tested in production.



Electrical Characteristics - 24MHz, 48MHz

$T_A = 0 - 70^\circ\text{C}$; $V_{DD} = 3.3\text{ V} \pm 5\%$, $V_{DDL} = 2.5\text{ V} \pm 5\%$; $C_L = 20\text{ pF}$ (unless otherwise stated).

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V_{OH5}	$I_{OH} = -12\text{ mA}$	2.6	2.9		V
Output Low Voltage	V_{OL5}	$I_{OL} = 9\text{ mA}$		0.3	0.4	V
Output High Current	I_{OH5}	$V_{OH} = 2.0\text{ V}$		-27	-22	mA
Output Low Current	I_{OL5}	$V_{OL} = 0.8\text{ V}$	16	22		mA
Rise Time	t_{r5}^1	$V_{OL} = 0.4\text{ V}$, $V_{OH} = 2.4\text{ V}$		1.9	4	ns
Fall Time	t_{f5}^1	$V_{OH} = 2.4\text{ V}$, $V_{OL} = 0.4\text{ V}$		2.10	4	ns
Duty Cycle	d_{t5}^1	$V_T = 1.5\text{ V}$	45	50.9	55	%
Jitter, Cycle-to-Cycle	$t_{j\text{cyc-cyc5}}^1$	$V_T = 1.5\text{ V}$		303	500	ps

¹Guaranteed by design, not 100% tested in production.

Electrical Characteristics - REF

$T_A = 0 - 70^\circ\text{C}$; $V_{DD} = 3.3\text{ V} \pm 5\%$, $V_{DDL} = 2.5\text{ V} \pm 5\%$; $C_L = 20\text{ pF}$ (unless otherwise stated).

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V_{OH5}	$I_{OH} = -12\text{ mA}$	2.6	2.9		V
Output Low Voltage	V_{OL5}	$I_{OL} = 9\text{ mA}$		0.3	0.4	V
Output High Current	I_{OH5}	$V_{OH} = 2.0\text{ V}$		-27	-22	mA
Output Low Current	I_{OL5}	$V_{OL} = 0.8\text{ V}$	16	22		mA
Rise Time	t_{r5}^1	$V_{OL} = 0.4\text{ V}$, $V_{OH} = 2.4\text{ V}$		1.9	4	ns
Fall Time	t_{f5}^1	$V_{OH} = 2.4\text{ V}$, $V_{OL} = 0.4\text{ V}$		2.00	4	ns
Duty Cycle	d_{t5}^1	$V_T = 1.5\text{ V}$	45	52.6	55	%
Jitter, Cycle-to-Cycle	$t_{j\text{cyc-cyc5}}^1$	$V_T = 1.5\text{ V}$		850	1000	ps

¹Guaranteed by design, not 100% tested in production.



Electrical Characteristics - CPU_CSCLK

$T_A = 0 - 70^\circ\text{C}$; $V_{DD} = 3.3\text{ V} \pm 5\%$, $V_{DDL} = 2.5\text{ V} \pm 5\%$; $C_L = 20\text{ pF}$ (unless otherwise stated).

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V_{OH2B}	$I_{OH} = -12\text{ mA}$	2	2.3		V
Output Low Voltage	V_{OL2B}	$I_{OL} = 12\text{ mA}$		0.3	0.4	V
Output High Current	I_{OH2B}	$V_{OH} = 1.7\text{ V}$		-35	-19	mA
Output Low Current	I_{OL2B}	$V_{OL} = 0.7\text{ V}$	19	26		mA
Rise Time	t_{r2B}^1	$V_{OL} = 0.4\text{ V}$, $V_{OH} = 2.0\text{ V}$	0.4	0.9	1.6	ns
Fall Time	t_{f2B}^1	$V_{OH} = 2.0\text{ V}$, $V_{OL} = 0.4\text{ V}$	0.4	0.8	1.6	ns
Duty Cycle	d_{t2B}^1	$V_T = 1.25\text{ V}$	45	54	55	%
Skew	Cpu_CS0:1	$V_T = 1.25\text{ to }1.5\text{ V}$ @ all frequency		34	175	ps
Jitter, Cycle-to-cycle	$t_{j\text{cyc-cyc}2B}^1$	$V_T = 1.25\text{ V}$		119	250	ps

¹Guaranteed by design, not 100% tested in production.

Electrical Characteristics - IOAPIC

$T_A = 0 - 70^\circ\text{C}$; $V_{DD} = 3.3\text{ V} \pm 5\%$, $V_{DDL} = 2.5\text{ V} \pm 5\%$; $C_L = 20\text{ pF}$ (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V_{OH4B}	$I_{OH} = -12.0\text{ mA}$	2	2.3		V
Output Low Voltage	V_{OL4B}	$I_{OL} = 12\text{ mA}$		0.31	0.4	V
Output High Current	I_{OH4B}	$V_{OH} = 1.7\text{ V}$		-33	-19	mA
Output Low Current	I_{OL4B}	$V_{OL} = 0.7\text{ V}$	19	27		mA
Rise Time	t_{r4B}^1	$V_{OL} = 0.4\text{ V}$, $V_{OH} = 2.0\text{ V}$	0.5	1.8	2	ns
Fall Time	t_{f4B}^1	$V_{OH} = 2.0\text{ V}$, $V_{OL} = 0.4\text{ V}$	0.5	1.8	2	ns
Duty Cycle	d_{t4B}^1	$V_T = 1.25\text{ V}$	45	49.3	55	%
Skew	$tsk4B^1$	$V_T = 1.25\text{ V}$		95	250	
Jitter, Cycle-to-cycle	$t_{j\text{cyc-cyc}4B}^1$	$V_T = 1.25\text{ V}$		112	500	ps

¹Guaranteed by design, not 100% tested in production.



Power Management Features:

PD#	CPUCLK	IOAPIC	3V66	PCI	PCI_F	REF. 48MHz	Osc	VCOs
0	LOW	LOW	LOW	LOW	LOW	LOW	OFF	OFF
1	ON	ON	ON	ON	ON	ON	ON	ON

Note:

- 1. LOW means outputs held static LOW as per latency requirement next page.
- 2. On means active.
- 3. PD# pulled Low, impacts all outputs including REF and 48 MHz outputs.

Power Management Requirements:

Signal	Signal State	Latency
		No. of rising edges of PCICLK
PD#	1 (normal operation)	3mS
	0 (power down)	2max.

Note:

- 1. Clock on/off latency is defined in the number of rising edges of free running PCICLKs between the clock disable goes low/high to the first valid clock comes out of the device.
- 2. Power up latency is when PWR_DWN# goes inactive (high to when the first valid clocks are driven from the device).



General I²C serial interface information

The information in this section assumes familiarity with I²C programming.
For more information, contact ICS for an I²C programming application note.

How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address D2_(H)
- ICS clock will *acknowledge*
- Controller (host) sends a dummy command code
- ICS clock will *acknowledge*
- Controller (host) sends a dummy byte count
- ICS clock will *acknowledge*
- Controller (host) starts sending first byte (Byte 0) through byte 5
- ICS clock will *acknowledge* each byte *one at a time*.
- Controller (host) sends a Stop bit

How to Write:	
Controller (Host)	ICS (Slave/Receiver)
Start Bit	
Address D2 _(H)	
	ACK
Dummy Command Code	
	ACK
Dummy Byte Count	
	ACK
Byte 0	
	ACK
Byte 1	
	ACK
Byte 2	
	ACK
Byte 3	
	ACK
Byte 4	
	ACK
Byte 5	
	ACK
Stop Bit	

How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the read address D3_(H)
- ICS clock will *acknowledge*
- ICS clock will send the *byte count*
- Controller (host) acknowledges
- ICS clock sends first byte (*Byte 0*) through *byte 5*
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a stop bit

How to Read:	
Controller (Host)	ICS (Slave/Receiver)
Start Bit	
Address D3 _(H)	
	ACK
	Byte Count
ACK	
	Byte 0
ACK	
	Byte 1
ACK	
	Byte 2
ACK	
	Byte 3
ACK	
	Byte 4
ACK	
	Byte 5
ACK	
Stop Bit	

Notes:


1. The ICS clock generator is a slave/receiver, I²C component. It can read back the data stored in the latches for verification. **Read-Back will support Intel PIIX4 "Block-Read" protocol.**
2. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
3. The input is operating at 3.3V logic levels.
4. The data byte format is 8 bit bytes.
5. To simplify the clock generator I²C interface, the protocol is set to use only "**Block-Writes**" from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
6. At power-on, all registers are set to a default condition, as shown.



PD# Timing Diagram


The power down selection is used to put the part into a very low power state without turning off the power to the part. PD# is an asynchronous active low input. This signal needs to be synchronized internal to the device prior to powering down the clock synthesizer.

Internal clocks are not running after the device is put in power down. When PD# is active low all clocks need to be driven to a low value and held prior to turning off the VCOs and crystal. The power up latency needs to be less than 3 mS. The power down latency should be as short as possible but conforming to the sequence requirements shown below. The REF and 48MHz clocks are expected to be stopped in the LOW state as soon as possible. Due to the state of the internal logic, stopping and holding the REF clock outputs in the LOW state may require more than one clock cycle to complete.



Notes:

1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS932S202 device).
2. As shown, the outputs Stop Low on the next falling edge after PD# goes low.
3. PD# is an asynchronous input and metastable conditions may exist. This signal is synchronized inside this part.
4. The shaded sections on the VCO and the Crystal signals indicate an active clock.
5. Diagrams shown with respect to 133MHz. Similar operation when CPU is 100MHz.



300 mil SSOP

SYMBOL	In Millimeters COMMON DIMENSIONS		In Inches COMMON DIMENSIONS	
	MIN	MAX	MIN	MAX
A	2.41	2.80	.095	.110
A1	0.20	0.40	.008	.016
b	0.20	0.34	.008	.0135
c	0.13	0.25	.005	.010
D	SEE VARIATIONS		SEE VARIATIONS	
E	10.03	10.68	.395	.420
E1	7.40	7.60	.291	.299
e	0.635 BASIC		0.025 BASIC	
h	0.38	0.64	.015	.025
L	0.50	1.02	.020	.040
N	SEE VARIATIONS		SEE VARIATIONS	
a	0°	8°	0°	8°

VARIATIONS

N	D mm.		D (inch)	
	MIN	MAX	MIN	MAX
48	15.75	16.00	.620	.630

Reference Doc.: JEDEC Publication 95, MO-118

10-0034

Ordering Information

ICS93S202yFT

Example:

ICS XXXX y F - T

