

Programmable System Clock Chip for AMD - K7™ processor

Recommended Application:


VIA KX/KT133 style chipset **Output Features:**

- 1 Differential pair open drain CPU clocks
- 1 CPU clock @ 3.3V
- 13 SDRAM @ 3.3V
- 6 PCI @3.3V,
- 1 48MHz, @3.3V fixed.
- 1 24/48MHz @ 3.3V
- 2 REF @3.3V, 14.318MHz.

Features:

- Programmable ouput frequency.
- Programmable ouput rise/fall time.
- Programmable PCI_F and PCICLK skew.
- Spread spectrum for EMI control typically by 7dB to 8dB,
 - with programmable spread percentage.
- Watchdog timer technology to reset system if over-clocking causes malfunction.
- Uses external 14.318MHz crystal.
- FS pins for frequency select


Pin Configuration



48-Pin 300mil SSOP

- * Internal Pull-up Resistor of 120K to VDD.
- ** Internal Pull-down Resistor of 120K to GND.
- 1 Internal Pull-down Resistor of 60K to GND.

Block Diagram



Functionality

FS3	FS2	FS1	FS0	CPU	PCICLK
Гоэ	F32	гот	F30	(MHz)	(MHz)
0	0	0	0	95.00	31.67
0	0	0	1	100.00	33.33
0	0	1	0	102.00	34.00
0	0	1	1	105.00	35.00
0	1	0	0	110.00	36.67
0	1	0	1	113.00	37.67
0	1	1	0	115.00	38.33
0	1	1	1	120.00	40.00
1	0	0	0	133.33	33.33
1	0	0	1	135.00	33.75
1	0	1	0	137.00	34.25
1	0	1	1	139.00	34.75
1	1	0	0	141.00	35.25
1	1	0	1	143.00	35.75
1	1	1	0	145.00	36.25
1	1	1	1	150.00	37.50

^{* 16} additional frequency selectables via FS4, refer to page5 for frequency table.



General Description

The ICS94236 is a main clock synthesizer chip for AMD-K7 based systems with VIA style chipset. This provides all clocks required for such a system.

The ICS94236 belongs to ICS new generation of programmable system clock generators. It employs serial programming I²C interface as a vehicle for changing output functions, changing output frequency, configuring output strength, configuring output to output skew, changing spread spectrum amount, changing group divider ratio and dis/enabling individual clocks. This device also has ICS propriety 'Watchdog Timer' technology which will reset the frequency to a safe setting if the system become unstable from over clocking.

Pin Descriptions

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1	VDDREF	PWR	REF, XTAL power supply, nominal 3.3V
2	REF0	OUT	14.318 Mhz reference clock.This REF output is the STRONGER buffer for ISA BUS loads
3,9,16,22, 33,39,45, 47	GND	PWR	Ground
4	X1	IN	Crystal input, has internal load cap (36pF) and feedback resistor from X2
5	X2	OUT	Crystal output, nominally 14.318MHz. Has internal load cap (36pF)
6,14	VDDPCI	PWR	Supply for PCICLK_F and PCICLK, nominal 3.3V
7	PCICLK_F	OUT	Free running PCI clock not affected by PCI_STOP# for power management.
,	FS4 ²	IN	Pin 17, pin 18 function select pin, 1=Desktop Mode, 0=Mobile Mode. Latched Input.
8	FS3 ²	IN	Frequency select pin. Latched Input. Internal Pull-down to GND
0	PCICLK0	OUT	PCI clock output
10	SEL24_48#1, 2	IN	Logic input to select 24 or 48MHz for pin 25 output
10	PCICLK1	OUT	PCI clock output.
11, 12, 13	PCICLK(2:4)	OUT	PCI clock outputs.
15	BUFFER IN	IN	Input to Fanout Buffers for SDRAM outputs.
17, 18, 20, 21, 28, 29, 31, 32, 34, 35,37,38	SDRAM (11:0)	OUT	SDRAM clock outputs, Fanout Buffer outputs from BUFFER IN pin (controlled by chipset).
19,30,36	VDDSDR	PWR	Supply for SDRAM nominal 3.3V.
23	SDATA	IN	Data input for I ² C serial input, 5V tolerant input
24	SCLK	IN	Clock input of I ² C input, 5V tolerant input
25	24_48MHz	OUT	24MHz/48MHz clock output
25	FS1 ²	IN	Frequency select pin. Latched Input.
	48MHz	OUT	48MHz output clock
26	FS0 ²	IN	Frequency select pin. Latched Input
27	VDD48	PWR	Power for 24 & 48MHz output buffers and fixed PLL core.
40	SDRAM_OUT	OUT	Reference clock for SDRAM zero delay buffer
41	PD# ^{1, 2}	IN	Powers down chip, active low
42	VDDCPU	PWR	Supply for CPU clock 3.3V
43	CPUCLKT0	OUT	"True" clocks of differential pair CPU outputs. These open drain outputs need an external 1.5V pull-up.
44	CPUCLKC0	OUT	"Complementory" clocks of differential pair CPU outputs. These open drain outputs need an external 1.5V pull-up.
46	CPUCLK	OUT	3.3V CPU clock output powered by VDDCPU
48	REF1	OUT	14.318 MHz reference clock.
70	FS2 ²	IN	Frequency select pin. Latched Input

Notes:

- 1: Internal Pull-up Resistor of 120K to 3.3V on indicated inputs
- 2: Bidirectional input/output pins, input logic levels are latched at internal power-on-reset. Use 10Kohm resistor to program logic Hi to VDD or GND for logic low.



General I²C serial interface information for the ICS94236

How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address D2_(H)
- ICS clock will acknowledge
- Controller (host) sends a dummy command code
- ICS clock will acknowledge
- Controller (host) sends a dummy byte count
- ICS clock will acknowledge
- Controller (host) starts sending *Byte 0 through Byte 20* (see Note)
- ICS clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

How to Write:					
Controller (Host)	ICS (Slave/Receiver)				
Start Bit					
Address D2 _(H)					
(4.7)	ACK				
Dummy Command Code					
,	ACK				
Dummy Byte Count					
,	ACK				
Byte 0					
	ACK				
Byte 1					
	ACK				
Byte 2					
	ACK				
Byte 3					
	ACK				
Byte 4					
	ACK				
Byte 5					
_	ACK				
Byte 6					
	ACK				
0					
0 0	0				
0	0				
D: 1 - 40	0				
Byte 18	ACK				
D. 4 40	ACK				
Byte 19	ACK				
Puto 20	ACA				
Byte 20	ACK				
Stop Bit	AUN				
Stop Dit					

*See notes on the following page.

How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the read address D3 (H)
- ICS clock will acknowledge
- ICS clock will send the byte count
- Controller (host) acknowledges
- ICS clock sends Byte 0 through byte 8 (default)
- ICS clock sends Byte 0 through byte X (if X_(H) was written to byte 8).
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a stop bit

How to Read:					
Controller (Host)	ICS (Slave/Receiver)				
Start Bit					
Address D3 _(H)					
	ACK				
	Byte Count				
ACK					
4.01/	Byte 0				
ACK	Dista 4				
ACK	Byte 1				
AGR	Byte 2				
ACK	Dyic 2				
	Byte 3				
ACK	,				
	Byte 4				
ACK					
	Byte 5				
ACK	2				
ACK	Byte 6				
-	Duto 7				
If 7 _H has been written to B8	Byte 7				
ACK					
0	0				
0	0				
0	0				
If 12 _H has been written to B8	Byte18				
ACK					
If 13 _H has been written to B8	Byte 19				
ACK					
If 14 _H has been written to B8	Byte 20				
ACK					
Stop Bit					



Brief I²C registers description for ICS94236 Programmable System Frequency Generator

Register Name	Byte	Description	PWD Default
Functionality & Frequency Select Register	0	Output frequency, hardware / I ² C frequency select, spread spectrum & output enable control register.	See individual byte description
Output Control Registers	1-6	Active / inactive output control registers/latch inputs read back.	See individual byte description
Vendor ID & Revision ID Registers	7	Byte 11 bit[7:4] is ICS vendor id - 1001. Other bits in this register designate device revision ID of this part.	See individual byte description
Byte Count Read Back Register	8	Writing to this register will configure byte count and how many byte will be read back. Do not write $00_{\rm H}$ to this byte.	$08_{\rm H}$
Watchdog Timer Count Register	9	Writing to this register will configure the number of seconds for the watchdog timer to reset.	$10_{\rm H}$
Watchdog Control Registers	10 Bit [6:0]	Watchdog enable, watchdog status and programmable 'safe' frequency' can be configured in this register.	000,0000
VCO Control Selection Bit	10 Bit [7]	This bit select whether the output frequency is control by hardware/byte 0 configurations or byte 11&12 programming.	0
VCO Frequency Control Registers	11-12	These registers control the dividers ratio into the phase detector and thus control the VCO output frequency.	Depended on hardware/byte 0 configuration
Spread Spectrum Control Registers	13-14	These registers control the spread percentage amount.	Depended on hardware/byte 0 configuration
Group Skews Control Registers	15-16	Increment or decrement the group skew amount as compared to the initial skew.	See individual byte description
Output Rise/Fall Time Select Registers	17-20	These registers will control the output rise and fall time.	See individual byte description

Notes:

- 1. The ICS clock generator is a slave/receiver, I²C component. It can read back the data stored in the latches for verification. Readback will support standard SMBUS controller protocol. **The number of bytes to readback is defined by writing to byte 8.**
- 2. **When writing to byte 11 12, and byte 13 14, they must be written as a set.** If for example, only byte 14 is written but not 15, neither byte 14 or 15 will load into the receiver.
- 3. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
- 4. The input is operating at 3.3V logic levels.
- 5. The data byte format is 8 bit bytes.
- 6. To simplify the clock generator I²C interface, the protocol is set to use only Block-Writes from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
- 7. At power-on, all registers are set to a default condition, as shown.



Serial Configuration Command Bitmap Byte0: Functionality and Frequency Select Register (default = 0)

Bit						Descri	iption		PWD
	Bit2 FS4	Bit7 FS3	Bit6 FS2	Bit5 FS1	Bit4 FS0	CPUCLK MHz	PCICLK MHz	Spread %	
	0	0	0	0	0	95.00	31.67	0.45% Center Spread	
	0	0	0	0	1	100.00	33.33	0.45% Center Spread	
	0	0	0	1	0	102.00	34.00	0.45% Center Spread	
	0	0	0	1	1	105.00	35.00	0.45% Center Spread	
	0	0	1	0	0	110.00	36.67	0.45% Center Spread	
	0	0	1	0	1	113.00	37.67	0.45% Center Spread	1
	0	0	1	1	0	115.00	38.33	0.45% Center Spread	1
	0	0	1	1	1	120.00	40.00	0.45% Center Spread	1
	0	1	0	0	0	133.33	33.33	0.45% Center Spread	1
	0	1	0	0	1	135.00	33.75	0.45% Center Spread	1
	0	1	0	1	0	137.00	34.25	0.45% Center Spread	1
	0	1	0	1	1	139.00	34.75	0.45% Center Spread	1
	0	1	1	0	0	141.00	35.25	0.45% Center Spread	1
	0	1	1	0	1	143.00	35.75	0.45% Center Spread	1
Bit	0	1	1	1	0	145.00	36.25	0.45% Center Spread	1
(2,7:4)	0	1	1	1	1	150.00	37.50	0.45% Center Spread	Note 1
() /	1	0	0	0	0	100.90	33.63	0.45% Center Spread	1
	1	0	0	0	1	100.00	33.33	0 to - 0.7% spread	1
	1	0	0	1	0	103.00	34.33	0.45% Center Spread	1
	1	0	0	1	1	107.00	35.67	0.45% Center Spread	1
	1	0	1	0	0	117.00	39.00	0.45% Center Spread	1
	1	0	1	0	1	120.00	30.00	0.45% Center Spread	1
	1	0	1	1	0	123.00	30.75	0.45% Center Spread	1
	1	0	1	1	1	125.00	31.25	0.45% Center Spread	1
	1	1	0	0	0	133.33	33.33	0 to - 0.7% spread	1
	1	1	0	0	1	133.90	33.48	0.45% Center Spread	1
	1	1	0	1	0	147.00	36.75	0.45% Center Spread	1
	1	1	0	1	1	151.00	37.75	0.45% Center Spread	1
	1	1	1	0	0	153.00	38.25	0.45% Center Spread	1
	1	1	1	0	1	155.00	38.75	0.45% Center Spread	1
	1	1	1	1	0	160.00	40.00	0.45% Center Spread	1
	1	1	1	1	1	200.00	50.00	0.45% Center Spread	1
Bit 3	0-Frequency is selected by hardware select, latched inputs 1- Frequency is selected by Bit 2,7:4							0	
Bit 1	0- Normal 1- Spread spectrum enable								1
Bit 0	0- Ri 1- Tr	unning istate	g all ou	tputs					0

www.DataSheet4U.com

Note: Default at power-up will be for latched logic inputs to define frequency, as displayed by Bit 3.



Byte 1: CPU, Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	X	FS2#
Bit 6	46	1	CPUCLK
Bit 5	-	1	(Reserved)
Bit 4	-	X	FS3#
Bit 3	40	1	SDRAM_OUT
Bit 2	-	X	(SEL24_48#)#
Bit 1	43,44	1	CPUCLK0 enable (both differential pair. "True" and Complimentary")
Bit 0	-	1	(Reserved)*

Note:

Byte 3: SDRAM, Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	1	(Reserved)
Bit 6	-	1	(Reserved)
Bit 5	26	1	48MHz
Bit 4	25	1	24_48MHz
Bit 3	17	1	SDRAM 11
Bit 2	18	1	SDRAM 10
Bit 1	20	1	SDRAM 9
Bit 0	21	1	SDRAM 8

Byte 5: Peripheral , Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	1	(Reserved)
Bit 6	-	1	(Reserved)
Bit 5	-	1	(Reserved)
Bit 4	-	X	Mode
Bit 3	-	X	FS1#
Bit 2	-	1	(Reserved)
Bit 1	48	1	REF1
Bit 0	2	1	REF0

Notes:

- Inactive means outputs are held LOW and are disabled wfrom switching. ee14U.com
- 2. Latched Frequency Selects (FS#) will be inverted logic load of the input frequency select pin conditions.

0451A-01/10/03

Byte 2: PCI, Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	X	FS0#
Bit 6	7	1	PCICLK_F
Bit 5	-	1	(Reserved)
Bit 4	13	1	PCICLK4
Bit 3	12	1	PCICLK3
Bit 2	11	1	PCICLK2
Bit 1	10	1	PCICLK1
Bit 0	8	1	PCICLK0

Byte 4: SDRAM , Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	28	1	SDRAM 7
Bit 6	29	1	SDRAM 6
Bit 5	31	1	SDRAM 5
Bit 4	32	1	SDRAM 4
Bit 3	34	1	SDRAM 3
Bit 2	35	1	SDRAM 2
Bit 1	37	1	SDRAM 1
Bit 0	38	1	SDRAM 0

Byte 6: Peripheral , Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit7	-	0	Reserved (Note)
Bit6	-	0	Reserved (Note)
Bit5	-	0	Reserved (Note)
Bit4	-	0	Reserved (Note)
Bit3	-	0	Reserved (Note)
Bit2	-	1	Reserved (Note)
Bit1	-	1	Reserved (Note)
Bit0	-	0	Reserved (Note)

Note: Don't write into this register, writing into this register can cause malfunction

^{*} It is recommended to drive this bit to 0.



Byte 7: Vendor ID and Revision ID Register

Bit	PWD	Description
Bit 7	0	Vendor ID
Bit 6	0	Vendor ID
Bit 5	1	Vendor ID
Bit 4	X	Revision ID
Bit 3	X	Revision ID
Bit 2	X	Revision ID
Bit 1	X	Revision ID
Bit 0	X	Revision ID

Byte 9: Watchdog Timer Count Register

Bit	PWD	Description
Bit 7	0	
Bit 6	0	The decimal representation of these
Bit 5	0	8 bits correspond to 290ms or 1ms
Bit 4	0	the watchdog timer will wait before
Bit 3	0	it goes to alarm mode and reset the
Bit 2	0	frequency to the safe setting. Default
Bit 1	0	at power up is 290ms.
Bit 0	0	

Byte 11: VCO Frequency Control Register

Bit	PWD	Description
Bit 7	X	VCO Divider Bit0
Bit 6	X	REF Divider Bit6
Bit 5	X	REF Divider Bit5
Bit 4	X	REF Divider Bit4
Bit 3	X	REF Divider Bit3
Bit 2	X	REF Divider Bit2
Bit 1	X	REF Divider Bit1
Bit 0	X	REF Divider Bit0

Note: The decimal representation of these 7 bits (Byte 11 [6:0]) + 2 is equal to the REF divider value.

Notes:

1. PWD = Power on Default

Byte 8: Byte Count and Read Back Register

Bit	PWD	Description
Bit 7	0	Reserved
Bit 6	0	Reserved
Bit 5	0	Reserved
Bit 4	0	Reserved
Bit 3	1	Reserved
Bit 2	0	Reserved
Bit 1	0	Reserved
Bit 0	0	Reserved

Byte 10: VCO Control Selection Bit & Watchdog Timer Control Register

Bit	PWD	Description
Bit 7	0	0=Hw/B0 freq / 1=B11 & 12 freq
Bit 6	0	WD Enable 0=disable / 1=enable
Bit 5	0	WD Status 0=normal / 1=alarm
Bit 4	1	WD Safe Frequency, Byte 0 bit 2
Bit 3	0	WD Safe Frequency, FS3
Bit 2	0	WD Safe Frequency, FS2
Bit 1	0	WD Safe Frequency, FS1
Bit 0	0	WD Safe Frequency, FS0

Note: FS values in bit [0:4] will correspond to Byte 0 FS values. Default safe frequency is same as 00000 entry in byte0.

Byte 12: VCO Frequency Control Register

Bit	PWD	Description
Bit 7	X	VCO Divider Bit8
Bit 6	X	VCO Divider Bit7
Bit 5	X	VCO Divider Bit6
Bit 4	X	VCO Divider Bit5
Bit 3	X	VCO Divider Bit4
Bit 2	X	VCO Divider Bit3
Bit 1	X	VCO Divider Bit2
Bit 0	X	VCO Divider Bit1

Note: The decimal representation of these 9 bits (Byte 12 bit [7:0] & Byte 11 bit [7]) + 8 is equal to the VCO divider value. For example if VCO divider value of 36 is desired, user need to program 36 - 8 = 28, namely, 0, 00011100 into byte 12 bit & byte 11 bit 7.



Byte 13: Spread Sectrum Control Register

Bit	PWD	Description
Bit 7	X	Spread Spectrum Bit7
Bit 6	X	Spread Spectrum Bit6
Bit 5	X	Spread Spectrum Bit5
Bit 4	X	Spread Spectrum Bit4
Bit 3	X	Spread Spectrum Bit3
Bit 2	X	Spread Spectrum Bit2
Bit 1	X	Spread Spectrum Bit1
Bit 0	X	Spread Spectrum Bit0

Note: Please utilize software utility provided by ICS Application Engineering to configure spread spectrum. Incorrect spread percentage may cause system failure.

Byte 15: Output Skew Control

Bit	PWD	Description
Bit 7	0	
Bit 6	0	PCI F Skew Control
Bit 5	0	FCI_F Skew Collidor
Bit 4	0	
Bit 3	0	
Bit 2	0	DCICLY [0:4] Show Control
Bit 1	0	PCICLK [0:4] Skew Control
Bit 0	0	

Byte 17: Output Rise/Fall Time Select Register

Bit	PWD	Description
Bit 7	1	CPUCLKT0
Bit 6	1	CPUCLKC0
Bit 5	X	Reserved
Bit 4	0	CPUCLK
Bit 3	1	SDRAM_OUT: Slew Rate Control
Bit 2	0	SDRAM_OUT: Siew Rate Control
Bit 1	1	SDRAM [0:11] Slew Rate Control
Bit 0	0	SDRAM [0.11] Siew Rate Collifor

1. PWD = Power on Default

2. The power on default for byte 13-20 depends on the harware (latch inputs FS[0:4]) or I²C (Byte 0 bit [1:7]) setting. Be sure to read back and re-write the values of these 8 registers when VCO frequency change is desired for the first pass.

3. If Byte 8 bit 7 is driven to "1" meaning programming is intended, Byte 21-24 will lose their default power up value.

Byte 14: Spread Sectrum Control Register

Bit	PWD	Description
Bit 7	X	Reserved
Bit 6	X	Reserved
Bit 5	X	Reserved
Bit 4	X	Spread Spectrum Bit12
Bit 3	X	Spread Spectrum Bit11
Bit 2	X	Spread Spectrum Bit10
Bit 1	X	Spread Spectrum Bi 9
Bit 0	X	Spread Spectrum Bit8

Note: Please utilize software utility provided by ICS Application Engineering to configure spread spectrum. Incorrect spread percentage may cause system failure.

Byte 16: Output Skew Control

Bit	PWD	Description
Bit 7	X	Reserved
Bit 6	X	Reserved
Bit 5	X	Reserved
Bit 4	X	Reserved
Bit 3	X	Reserved
Bit 2	X	Reserved
Bit 1	X	Reserved
Bit 0	X	Reserved

Byte 18: Output Rise/Fall Time Select Register

Bit	PWD	Description
Bit 7	1	DCI [0:4]: Slavy Pata Control
Bit 6	0	PCI [0:4]: Slew Rate Control
Bit 5	1	DCL E Slavy Pata Control
Bit 4	0	PCI_F Slew Rate Control
Bit 3	1	49MHz, Clay, Data Control
Bit 2	0	48MHz: Slew Rate Control
Bit 1	1	24MHz: Slew Rate Control
Bit 0	0	24MHz: Siew Rate Collifor

www.DataSheet4U.com

Notes:



Byte 19: Reserved Register

Bit	PWD	Description
Bit 7	X	Reserved
Bit 6	X	Reserved
Bit 5	X	Reserved
Bit 4	X	Reserved
Bit 3	X	Reserved
Bit 2	X	Reserved
Bit 1	X	Reserved
Bit 0	X	Reserved

VCO Programming Constrains

VCO Frequency	150MHz to 500MHz
VCO Divider Range	8 to 519
REF Divider Range	2 to 129
Phase Detector Stability	0.3536 to 1.4142

Useful Formula

VCO Frequency = 14.31818 x VCO/REF divider value Phase Detector Stabiliy = 14.038 x (VCO divider value)^{-0.5}

Byte 20: Reserved Register

Bit	PWD	Description
Bit 7	X	Reserved
Bit 6	X	Reserved
Bit 5	X	Reserved
Bit 4	X	Reserved
Bit 3	X	Reserved
Bit 2	X	Reserved
Bit 1	X	Reserved
Bit 0	X	Reserved

Note: Byte 19 and 20 are reserved registers, these are unused registers writing to these registers will not affect device performance or functinality.

To program the VCO frequency for over-clocking.

- Before trying to program our clock manually, consider using ICS provided software utilities for easy programming.
- 1. Select the frequency you want to over-clock from with the desire gear ratio (i.e. CPU:SDRAM:3V66:PCI ratio) by writing to byte 0, or using initial hardware power up frequency.
- 2. Write 0001, 1001 (19_H) to byte 8 for readback of 21 bytes (byte 0-20).
- 3. Read back byte 11-20 and copy values in these registers.
- 4. Re-initialize the write sequence.
- 5. Write a '1' to byte 9 bit 7 and write to byte 11 & 12 with the desired VCO & REF divider values.
- 6. Write to byte 13 to 20 with the values you copy from step 3. This maintains the output spread, skew and slew rate
- 7. The above procedure is only needed when changing the VCO for the 1st pass. If VCO frequency needed to be changed again, user only needs to write to byte 11 and 12 unless the system is to reboot.

Note:

- 1. User needs to ensure step 3 & 7 is carried out. Systems with wrong spread percentage and/or group to group skew relation programmed into bytes 13-16 could be unstable. Step 3 & 7 assure the correct spread and skew relationship.
- 2. If VCO, REF divider values or phase detector stability are out of range, the device may fail to function correctly.
- 3. Follow min and max VCO frequency range provided. Internal PLL could be unstable if VCO frequency is too fast or too slow. Use 14.31818MHz x VCO/REF divider values to calculate the VCO frequency (MHz).
- ICS recommends users, to utilize the software utility provided by ICS Application Engineering to program the VCO frequency.
- Spread percent needs to be calculated based on VCO frequency, spread modulation frequency and spreadamount desired. See Application note for software support.



Absolute Maximum Ratings

Supply Voltage..... 5.5V

Logic Inputs GND -0.5 V to V_{DD} +0.5 V

Ambient Operating Temperature 0°C to +70°C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Electrical Characteristics - Input/Supply/Common Output Parameters

TA = 0 - 70°C; Supply Volt age VDD = 3.3 V +/-5% (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	V_{IH}		2		$V_{DD} + 0.3$	V
Input Low Voltage	V_{IL}		V _{SS} - 0.3		0.8	V
Input High Current	I _{IH}	$V_{IN} = V_{DD}$			5	Α
Input Low Current	I _{IL1}	V _{IN} =0 V; Inputs with no pull-up resistors	-5			uA
Input Low Current	I _{IL2}	V _{IN} =0 V; Inputs with pull-up resistors	-200			uA
Operating	I _{DD3.3OP66}	C _L =0 pF; Select@ 66MHz		87		
Supply Current	I _{DD3.3OP100}	C _L =0 pF; Select@ 100MHz		91	180	mA
	I _{DD3.3OP133}	C _L =0 pF; Select@ 133MHz		104		
Power Down	PD			3.25	5	mA
Input frequency	Fi	$V_{DD} = 3.3 \text{ V};$	12	14.318	16	MHz
Input Capacitance1	C _{IN}	Logic Inputs			5	pF
	C _{INX}	X1 & X2 pins	27		45	рF
Clk Stabilization ¹	T _{STAB}	From V_{DD} = 3.3 V to 1% target Freq.			3	ms
Skew ¹	t _{CPU-PCI}	$V_T = 50\%$ to 1.5V	1	2.8	4	ns

¹ Guaranteed by design, not 100% tested in production.



Electrical Characteristics - REF(0:1)

TA = 0 - 70°C; VDD = 3.3 V + /-5%; CL = 20 pF (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V_{OH5}	I _{OH} = -12 mA	2.4			V
Output Low Voltage	V_{OL5}	$I_{OL} = 9 \text{ mA}$			0.4	V
Output High Current	I _{OH5}	$V_{OH} = 2.0 \text{ V}$			-22	mA
Output Low Current	I _{OL5}	$V_{OL} = 0.8 \text{ V}$	16			mA
Rise Time ¹	t _{r5}	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$		1.2	4	ns
Fall Time ¹	t _{f5}	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$		1.5	4	ns
Duty Cycle ¹	d_{t5}	$V_{T} = 1.5V$	45	54.1	55	%
Jitter, Cycle-to-cycle ¹	t _{jcyc-cyc2B}	$V_{T} = 1.5V$		1007	1100	ps

¹Guaranteed by design, not 100% tested in production.

Electrical Characteristics - CPUCLK (Open Drain)

TA = 0 - 70°C; VDD = 3.3 V + /-5%; CL = 20 pF (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	Z_0	$V_O = V_X$				
Output High Voltage	V_{OH2B}	Termination to Vpull-up(external)	1		1.2	V
Output Low Voltage	V_{OL2B}	Termination to Vpull-up(external)			0.4	V
Output Low Current	I _{OL2B}	$V_{OL} = 0.3 \text{ V}$	18			mA
Rise Time ¹	t _{r2B}	$V_{OL} = 0.3 \text{ V}, V_{OH} = 1.2 \text{ V}$			0.9	ns
Fall Time ¹	t _{f2B}	$V_{OH} = 1.2 \text{ V}, V_{OL} = 0.3 \text{ V}$			0.9	ns
Differential voltage-AC ¹	V_{DIF}	Note 2	0.4	Vpu +0.6		٧
Differential voltage-DC ¹	V_{DIF}	Note 2	0.2	Vpu +0.6		V
Differential Crossover	V_X	Note 3	550		1100	mV
Duty Cycle ¹	d _{t2B}	$V_T = 50\%$	45	51	55	%
Skew ¹	t _{sk2B}	$V_T = 50\%$		163	200	ps
Jitter, Cycle-to-cycle ¹	t _{jcyc-cyc2B}	$V_T = VX$		201	250	ps
Jitter, Absolute ¹	t _{jabs2B}	$V_T = 50\%$	-250		250	ps

^{1 -} Guaranteed by design, not 100% tested in production.

^{2 -} VDIF specifies the minimum input differential voltage (VTR-VCP) required for switching, where VTR is the "true" input level and VCP is the "complement" input level

^{3 -} Vpullup(external)=1.5V, Min=Vpullup(External)/2-150mV, Max=Vpullup(external)/2+150mV



Electrical Characteristics - CPUCLK (Push-Pull)

TA = 0 - 70°C; VDDL = 2.5 V + /-5%; CL = 10-20 pF (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance ¹	R _{DSP2B}	$V_O = V_{DD}^*0.5$	10		20	Ω
Output Impedance ¹	R _{DSN2B}	$V_O = V_{DD}^* 0.5$	10		20	Ω
Output High Voltage	V_{OH2B}	IOH = -12mA	2			V
Output Low Voltage	V_{OL2B}	IOL = 12mA			0.4	V
Output High Current	I _{OH2B}	$V_{OH} = 1.7 \text{ V}$			-19	mA
Output Low Current	I _{OL2B}	$V_{OL} = 0.7 \text{ V}$	19			mA
Rise Time ¹	t _{r2B}	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.0 \text{ V}$	0.4	1.2	1.6	ns
Fall Time ¹	tf2B	$V_{OH} = 2.0 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.4	1.1	1.6	ns
Duty Cycle ¹	d _{t2B}	$V_{T} = 1.25V$	45	46.9	55	%
Skew Window	t _{sk2B}	$V_{T} = 1.25V$		142	375	ps
Jitter, Cycle-to-cycle1	t _{jcyc-cyc2B}	$V_T = 1.25V$		177	250	ps

^{1 -} Guaranteed by design, not 100% tested in production.

Electrical Characteristics - PCICLK_F, PCICLK(0:4)

TA = 0 - 70°C; VDD = 3.3 V + /-5%; CL = 20 pF (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V_{OH5}	I _{OH} = -11 mA	2.6			V
Output Low Voltage	V_{OL5}	$I_{OL} = 9.4 \text{ mA}$			0.4	V
Output High Current	I _{OH5}	$V_{OH} = 2.0 \text{ V}$			-16	mA
Output Low Current	I _{OL5}	$V_{OL} = 0.8 \text{ V}$	19			mA
Rise Time ¹	t _{r5}	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$		1.8	2.3	ns
Fall Time ¹	t _{f5}	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$		2	2.3	ns
Duty Cycle ¹	d_{t5}	$V_{T} = 1.5V$	45	51.7	55	%
Skew ¹ (window)	T _{sk} ¹	$V_{T} = 1.5V$		108	500	ps
Jitter, Cycle-to-cycle ¹	t _{jcyc-cyc2B}	$V_{T} = 1.5V$		223	500	ps

¹Guaranteed by design, not 100% tested in production.



Electrical Characteristics - SDRAM

TA = 0 - 70°C; VDD = 3.3 V +/-5%; CL = 20-30 pF (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance ¹	R _{DSP3B}	$V_O = V_{DD}^*0.5$	10		24	Ω
Output High Voltage	V_{OH3}	IOH = -18mA	2.4			V
Output Low Voltage	V_{OL3}	IOL = 9.4mA			0.4	V
Output High Current	I _{OH3}	$V_{OH} = 2.0 \text{ V}$			-46	mA
Output Low Current	I _{OL3}	$V_{OL} = 0.8 \text{ V}$	19			mA
Rise Time ¹	t _{r3}	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$		0.8	1.6	ns
Fall Time ¹	t _{f3}	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$		0.8	1.6	ns
Duty Cycle ¹	d _{t3}	$V_{T} = 1.5V$	45	48.5	55	%
Skew Window ^(0:11)	t _{sk3}	$V_{T} = 1.5V$		192	250	pS
Skew Window ^(0:12)	t _{sk3}	$V_{T} = 1.5V$		290	500	pS
Jitter, Cycle-to-cycle ¹	t _{jcyc-cyc3}	VT = 1.5V		173	250	pS

^{1 -} Guaranteed by design, not 100% tested in production.

Electrical Characteristics - 24MHz,48MHz

TA = 0 - 70°C; VDD = 3.3 V + /-5%; CL = 20 pF (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V_{OH5}	$I_{OH} = -16 \text{ mA}$	2.4			V
Output Low Voltage	V_{OL5}	$I_{OL} = 9 \text{ mA}$			0.4	V
Output High Current	I _{OH5}	$V_{OH} = 2.0 \text{ V}$			-22	mA
Output Low Current	I _{OL5}	$V_{OL} = 0.8 \text{ V}$	16			mA
Rise Time ¹	t _{r5}	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$		1.1	4	ns
Fall Time ¹	t _{f5}	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$		1.28	4	ns
Duty Cycle ¹	d _{t5}	$V_{T} = 1.5V$	45	52	55	%
Jitter, One Sigma ¹	tj1s5	$V_{T} = 1.5V$			0.5	ns
Jitter, Cycle to cycle	t _{jcyc_cyc2B}	$V_{T} = 1.5V$		177	500	ps

¹Guaranteed by design, not 100% tested in production.




Shared Pin Operation - Input/Output Pins

The I/O pins designated by (input/output) on the ICS94236 serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 5-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kilohm (10K) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period.

Figure 1 shows a means of implementing this function when a switch or 2 pin header is used. With no jumper is installed the pin will be pulled high. With the jumper in place the pin will be pulled low. If programmability is not necessary, than only a single resistor is necessary. The programming resistors should be located close to the series termination resistor to minimize the current loop area. It is more important to locate the series termination resistor close to the driver than the programming resistor.



www.DataSheet4U.com


Fig. 1



PD# Timing Diagram

The power down selection is used to put the part into a very low power state without turning off the power to the part. PD# is an asynchronous active low input. This signal needs to be synchronized internal to the device prior to powering down the clock synthesizer.

Internal clocks are not running after the device is put in power down. When PD# is active low all clocks need to be driven to a low value and held prior to turning off the VCOs and crystal. The power up latency needs to be less than 3 mS. The power down latency should be as short as possible but conforming to the sequence requirements shown below. CPU_STOP# is considered to be a don't care during the power down operations. The REF and 48MHz clocks are expected to be stopped in the LOW state as soon as possible. Due to the state of the internal logic, stopping and holding the REF clock outputs in the LOW state may require more than one clock cycle to complete.




Notes:

- 1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS94236 device).
- 2. As shown, the outputs Stop Low on the next falling edge after PD# goes low.
- 3. PD# is an asynchronous input and metastable conditions may exist. This signal is synchronized inside this part.
- 4. The shaded sections on the VCO and the Crystal signals indicate an active clock.
- 5. Diagrams shown with respect to 133MHz. Similar operation when CPU is 100MHz.



CPU_STOP# Timing Diagram


CPU_STOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPU clocks for low power operation. CPU_STOP# is synchronized by the ICS94236. The minimum that the CPU clock is enabled (CPU_STOP# high pulse) is 100 CPU clocks. All other clocks will continue to run while the CPU clocks are disabled. The CPU clocks will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse. CPU clock on latency is less than 4 CPU clocks and CPU clock off latency is less than 4 CPU clocks.



Notes:

- 1. All timing is referenced to the internal CPU clock.
- 2. CPU_STOP# is an asynchronous input and metastable conditions may exist. This signal is synchronized to the CPU clocks inside the ICS94236.
- 3. All other clocks continue to run undisturbed.





SYMBOL	In Millir	neters	In Inches		
	COMMON D	IMENSIONS	COMMON D	IMENSIONS	
	MIN	MAX	MIN	MAX	
А	2.413	2.794	.095	.110	
A1	0.203	0.406	.008	.016	
b	0.203	0.343	.008	.0135	
С	0.127	0.254	.005	.010	
D	SEEVAF	RIATIONS	SEE VARIATIONS		
Е	10.033	10.668	.395	.420	
E1	7.391	7.595	.291	.299	
е	0.635	BASIC	0.025	BASIC	
h	0.381	0.635	.015	.025	
L	0.508	1.016	.020	.040	
N	SEE VARIATIONS		SEEVAF	RIATIONS	
α	0°	8°	0°	8°	

VARIATIONS

N	Dn	nm.	D (inch)		
14	MIN	MAX	MIN	MAX	
48	15.748	16.002	.620	.630	
-			IEDEC MO- 118	6/1/00	

JEDEC MO- 118 6/ 1/00 DOC# 10-0034 REVB

Ordering Information

ICS XXXX y F -T

Designation for tape and reel packaging

Package Type
F = SSOP

Revision Designator (will not correlate with datasheet revision)

Device Type

Prefix
ICS, AV = Standard Device