

## Programmable Timing Control Hub™ for P4™

### Recommended Application:

CK-408 clock with driven mode only for Brookdale chipset with P4 processor.

### Output Features:

- 3 - Pairs of differential CPU clocks @ 3.3V
- 4 - 3V66 @ 3.3V
- 10 - PCI @ 3.3V
- 1 - 48MHz @ 3.3V fixed
- 1 - 24\_48MHz selectable output @ 3.3V
- 2 - REF @ 3.3V, 14.318MHz


### Features/Benefits:

- Programmable output frequency.
- Programmable output divider ratios.
- Programmable output rise/fall time.
- Programmable output skew.
- Programmable spread percentage for EMI control.
- Watchdog timer technology to reset system if system malfunctions.
- Programmable watch dog safe frequency.
- Supports I<sup>2</sup>C Index read/write and block read/write operations.
- Uses external 14.318MHz crystal.

### Key Specifications:

- CPU Output Jitter <150ps
- 3V66 Output Jitter <250ps
- CPU Output Skew <100ps

### Block Diagram



0464B—08/04/03

### Pin Configuration

|                |    |    |                |
|----------------|----|----|----------------|
| *MULTSEL1/REF1 | 1  | 48 | REF0/MULTSEL0* |
| VDDREF         | 2  | 47 | GNDREF         |
| X1             | 3  | 46 | VDDCPU         |
| X2             | 4  | 45 | CPUCLKT2       |
| GND            | 5  | 44 | CPUCLKC2       |
| *FS2/PCICLK_F0 | 6  | 43 | GNDCPU         |
| *FS3/PCICLK_F1 | 7  | 42 | PD#            |
| PCICLK_F2      | 8  | 41 | CPUCLKT0       |
| VDDPCI         | 9  | 40 | CPUCLKC0       |
| *FS4/PCICLK0   | 10 | 39 | VDDCPU         |
| PCICLK1        | 11 | 38 | CPUCLKT1       |
| PCICLK2        | 12 | 37 | CPUCLKC1       |
| GND            | 13 | 36 | GNDCPU         |
| PCICLK3        | 14 | 35 | IREF           |
| PCICLK4        | 15 | 34 | AVDD           |
| PCICLK5        | 16 | 33 | GND            |
| PCICLK6        | 17 | 32 | VDD3V66        |
| VDDPCI         | 18 | 31 | 3V66_0         |
| Vtppwr_GD#     | 19 | 30 | 3V66_1         |
| RESET#         | 20 | 29 | GND            |
| GND            | 21 | 28 | 3V66_2         |
| *FS0/48MHz     | 22 | 27 | 3V66_3         |
| *FS1/24_48MHz  | 23 | 26 | SCLK           |
| AVDD48         | 24 | 25 | SDATA          |

**48-SSOP**

\* Internal Pull-Up Resistor of 120K to VDD

### Frequency Table

| Bit2 | Bit7 | Bit6 | Bit5 | Bit4 | CPU    | 3V66  | PCI   |
|------|------|------|------|------|--------|-------|-------|
| FS4  | FS3  | FS2  | FS1  | FS0  | MHz    | MHz   | MHz   |
| 0    | 0    | 0    | 0    | 0    | 102.00 | 68.00 | 34.00 |
| 0    | 0    | 0    | 0    | 1    | 105.00 | 70.00 | 35.00 |
| 0    | 0    | 0    | 1    | 0    | 108.00 | 72.00 | 36.00 |
| 0    | 0    | 0    | 1    | 1    | 111.00 | 74.00 | 37.00 |
| 0    | 0    | 1    | 0    | 0    | 114.00 | 76.00 | 38.00 |
| 0    | 0    | 1    | 0    | 1    | 117.00 | 78.00 | 39.00 |
| 0    | 0    | 1    | 1    | 0    | 120.00 | 80.00 | 40.00 |
| 0    | 0    | 1    | 1    | 1    | 123.00 | 82.00 | 41.00 |
| 0    | 1    | 0    | 0    | 0    | 126.00 | 72.00 | 36.00 |
| 0    | 1    | 0    | 0    | 1    | 130.00 | 74.30 | 37.10 |
| 0    | 1    | 0    | 1    | 0    | 136.00 | 68.00 | 34.00 |
| 0    | 1    | 0    | 1    | 1    | 140.00 | 70.00 | 35.00 |
| 0    | 1    | 1    | 0    | 0    | 144.00 | 72.00 | 36.00 |
| 0    | 1    | 1    | 0    | 1    | 148.00 | 74.00 | 37.00 |
| 0    | 1    | 1    | 1    | 0    | 152.00 | 76.00 | 38.00 |
| 0    | 1    | 1    | 1    | 1    | 156.00 | 78.00 | 39.00 |
| 1    | 0    | 0    | 0    | 0    | 160.00 | 80.00 | 40.00 |
| 1    | 0    | 0    | 0    | 1    | 164.00 | 82.00 | 41.00 |
| 1    | 0    | 0    | 1    | 0    | 166.60 | 66.60 | 33.30 |
| 1    | 0    | 0    | 1    | 1    | 170.00 | 68.00 | 34.00 |
| 1    | 0    | 1    | 0    | 0    | 175.00 | 70.00 | 35.00 |
| 1    | 0    | 1    | 0    | 1    | 180.00 | 72.00 | 36.00 |
| 1    | 0    | 1    | 1    | 0    | 185.00 | 74.00 | 37.00 |
| 1    | 0    | 1    | 1    | 1    | 190.00 | 76.00 | 38.00 |
| 1    | 1    | 0    | 0    | 0    | 66.80  | 66.80 | 33.40 |
| 1    | 1    | 0    | 0    | 1    | 100.20 | 66.80 | 33.40 |
| 1    | 1    | 0    | 1    | 0    | 133.60 | 66.80 | 33.40 |
| 1    | 1    | 0    | 1    | 1    | 200.40 | 66.80 | 33.40 |
| 1    | 1    | 1    | 0    | 0    | 66.60  | 66.60 | 33.30 |
| 1    | 1    | 1    | 0    | 1    | 100.00 | 66.60 | 33.30 |
| 1    | 1    | 1    | 1    | 0    | 200.00 | 66.60 | 33.30 |
| 1    | 1    | 1    | 1    | 1    | 133.33 | 66.60 | 33.30 |

## General Description

The **ICS950208** is a single chip clock solution for desktop designs using the Intel Brookdale chipset with PC133 or DDR memory. It provides all necessary clock signals for such a system.

The **ICS950208** is part of a whole new line of ICS clock generators and buffers called TCH™ (Timing Control Hub). ICS is the first to introduce a whole product line which offers full programmability and flexibility on a single clock device. This part incorporates ICS's newest clock technology which offers more robust features and functionality. Employing the use of a serially programmable I<sup>2</sup>C interface, this device can adjust the output clocks by configuring the frequency setting, the output divider ratios, selecting the ideal spread percentage, the output skew, the output strength, and enabling/disabling each individual output clock. TCH also incorporates ICS's Watchdog Timer technology and a reset feature to provide a safe setting under unstable system conditions. M/N control can configure output frequency with resolution up to 0.1MHz increment. With all these programmable features ICS's, TCH makes mother board testing, tuning and improvement very simple.

## Pin Description

| PIN # | PIN NAME       | PIN TYPE | DESCRIPTION  |
|-------|----------------|----------|--|
| 1     | *MULTSEL1/REF1 | I/O      | 3.3V LVTTTL input for selection the current multiplier for CPU outputs / 14.318 MHz reference clock.   |
| 2     | VDDREF         | PWR      | Ref, XTAL power supply, nominal 3.3V   |
| 3     | X1             | IN       | Crystal input, Nominally 14.318MHz.  |
| 4     | X2             | OUT      | Crystal output, Nominally 14.318MHz  |
| 5     | GND            | PWR      | Ground pin.  |
| 6     | *FS2/PCICLK_F0 | I/O      | Frequency select latch input pin / 3.3V PCI free running clock output.   |
| 7     | *FS3/PCICLK_F1 | I/O      | Frequency select latch input pin / 3.3V PCI free running clock output.   |
| 8     | PCICLK_F2      | OUT      | Free running PCI clock not affected by PCI_STOP# .   |
| 9     | VDDPCI         | PWR      | Power supply for PCI clocks, nominal 3.3V  |
| 10    | *FS4/PCICLK0   | #N/A     | #N/A   |
| 11    | PCICLK1        | OUT      | PCI clock output.  |
| 12    | PCICLK2        | OUT      | PCI clock output.  |
| 13    | GND            | PWR      | Ground pin.  |
| 14    | PCICLK3        | OUT      | PCI clock output.  |
| 15    | PCICLK4        | OUT      | PCI clock output.  |
| 16    | PCICLK5        | OUT      | PCI clock output.  |
| 17    | PCICLK6        | OUT      | PCI clock output.  |
| 18    | VDDPCI         | PWR      | Power supply for PCI clocks, nominal 3.3V  |
| 19    | Vtppwr_GD#     | IN       | This 3.3V LVTTTL input is a level sensitive strobe used to determine when latch inputs are valid and are ready to be sampled. This is an active low input. |
| 20    | RESET#         | OUT      | Real time system reset signal for frequency gear ratio change or watchdog timer timeout. This signal is active low.  |
| 21    | GND            | PWR      | Ground pin.  |
| 22    | *FS0/48MHz     | I/O      | Frequency select latch input pin / Fixed 48MHz clock output. 3.3V  |
| 23    | *FS1/24_48MHz  | I/O      | Frequency select latch input pin / Fixed 24 or 48MHz clock output. 3.3V.   |
| 24    | AVDD48         | PWR      | Power for 24/48MHz outputs and fixed PLL core, nominal 3.3V  |

\* Internal Pull-Up Resistor

\*\* Internal Pull-Down Resistor

~ This output has 2X drive

Pin Description (Continued)

| PIN # | PIN NAME       | PIN TYPE | DESCRIPTION   |
|-------|----------------|----------|---|
| 25    | SDATA          | I/O      | Data pin for I2C circuitry 5V tolerant  |
| 26    | SCLK           | IN       | Clock pin of I2C circuitry 5V tolerant  |
| 27    | 3V66_3         | OUT      | 3.3V 66.66MHz clock output  |
| 28    | 3V66_2         | OUT      | 3.3V 66.66MHz clock output  |
| 29    | GND            | PWR      | Ground pin.   |
| 30    | 3V66_1         | OUT      | 3.3V 66.66MHz clock output  |
| 31    | 3V66_0         | OUT      | 3.3V 66.66MHz clock output  |
| 32    | VDD3V66        | PWR      | Power pin for the 3V66 clocks.  |
| 33    | GND            | PWR      | Ground pin.   |
| 34    | AVDD           | PWR      | 3.3V Analog Power pin for Core PLL  |
| 35    | IREF           | OUT      | This pin establishes the reference current for the differential current-mode output pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current. 475 ohms is the standard value. |
| 36    | GNDCPU         | PWR      | Ground pin for the CPU outputs  |
| 37    | CPUCLKC1       | OUT      | "Complimentary" clocks of differential pair CPU outputs. These are current mode outputs. External resistors are required for voltage bias.  |
| 38    | CPUCLKT1       | OUT      | "True" clocks of differential pair CPU outputs. These are current mode outputs. External resistors are required for voltage bias.   |
| 39    | VDDCPU         | PWR      | Supply for CPU clocks, 3.3V nominal   |
| 40    | CPUCLKC0       | OUT      | "Complimentary" clocks of differential pair CPU outputs. These are current mode outputs. External resistors are required for voltage bias.  |
| 41    | CPUCLKT0       | OUT      | "True" clocks of differential pair CPU outputs. These are current mode outputs. External resistors are required for voltage bias.   |
| 42    | PD#            | IN       | Asynchronous active low input pin used to power down the device into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power down will not be greater than 1.8ms.       |
| 43    | GNDCPU         | PWR      | Ground pin for the CPU outputs  |
| 44    | CPUCLKC2       | OUT      | "Complimentary" clocks of differential pair CPU outputs. These are current mode outputs. External resistors are required for voltage bias.  |
| 45    | CPUCLKT2       | OUT      | "True" clocks of differential pair CPU outputs. These are current mode outputs. External resistors are required for voltage bias.   |
| 46    | VDDCPU         | PWR      | Supply for CPU clocks, 3.3V nominal   |
| 47    | GNDREF         | PWR      | Ground pin for the REF outputs.   |
| 48    | REF0/MULTSEL0* | I/O      | 3.3V LVTTTL input for selection the current multiplier for CPU outputs / 14.318 MHz reference clock.  |

\* Internal Pull-Up Resistor

\*\* Internal Pull-Down Resistor

~ This output has 2X drive

### Maximum Allowed Current

|  |  |
|--|--|
| <b>Condition</b>                       | Max 3.3V supply consumption<br>Max discrete cap loads,<br>Vdd = 3.465V<br>All static inputs = Vdd or GND |
| <b>Powerdown Mode</b><br>(PWRDWN# = 0) | 40mA   |
| <b>Full Active</b>                     | 360mA  |

### CPUCLK Swing Select Functions

| MULTSELO | MULTSEL1 | Board Target<br>Trace/Term Z | Reference R,<br>Iref=<br>Vdd/(3*Rr) | Output<br>Current | Voh @ Z,<br>Iref=2.32mA |
|----------|----------|------------------------------|-------------------------------------|-------------------|-------------------------|
| 0        | 0        | 60 ohms                      | Rr = 475 1%<br>Iref = 2.32mA        | Ioh = 5*Iref      | 0.71V @ 60              |
| 0        | 0        | 50 ohms                      | Rr = 475 1%<br>Iref = 2.32mA        | Ioh = 5*Iref      | 0.59V @ 50              |
| 0        | 1        | 60 ohms                      | Rr = 475 1%<br>Iref = 2.32mA        | Ioh = 6*Iref      | 0.85V /2 60             |
| 0        | 1        | 50 ohms                      | Rr = 475 1%<br>Iref = 2.32mA        | Ioh = 6*Iref      | 0.71V @ 50              |
| 1        | 0        | 60 ohms                      | Rr = 475 1%<br>Iref = 2.32mA        | Ioh = 4*Iref      | 0.56V @ 60              |
| 1        | 0        | 50 ohms                      | Rr = 475 1%<br>Iref = 2.32mA        | Ioh = 4*Iref      | 0.47V @ 50              |
| 1        | 1        | 60 ohms                      | Rr = 475 1%<br>Iref = 2.32mA        | Ioh = 7*Iref      | 0.99V @ 60              |
| 1        | 1        | 50 ohms                      | Rr = 475 1%<br>Iref = 2.32mA        | Ioh = 7*Iref      | 0.82V @ 50              |
| 0        | 0        | 30 (DC equiv)                | Rr = 221 1%<br>Iref = 5mA           | Ioh = 5*Iref      | 0.75V @ 30              |
| 0        | 0        | 25 (DC equiv)                | Rr = 221 1%<br>Iref = 5mA           | Ioh = 5*Iref      | 0.62V @ 20              |
| 0        | 1        | 30 (DC equiv)                | Rr = 221 1%<br>Iref = 5mA           | Ioh = 6*Iref      | 0.90V @ 30              |
| 0        | 1        | 25 (DC equiv)                | Rr = 221 1%<br>Iref = 5mA           | Ioh = 6*Iref      | 0.75V @ 20              |
| 1        | 0        | 30 (DC equiv)                | Rr = 221 1%<br>Iref = 5mA           | Ioh = 4*Iref      | 0.60 @ 20               |
| 1        | 0        | 25 (DC equiv)                | Rr = 221 1%<br>Iref = 5mA           | Ioh = 4*Iref      | 0.5V @ 20               |
| 1        | 1        | 30 (DC equiv)                | Rr = 221 1%<br>Iref = 5mA           | Ioh = 7*Iref      | 1.05V @ 30              |
| 1        | 1        | 25 (DC equiv)                | Rr = 221 1%<br>Iref = 5mA           | Ioh = 7*Iref      | 0.84V @ 20              |

## General I<sup>2</sup>C serial interface information

### How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address D2<sub>(H)</sub>
- ICS clock will **acknowledge**
- Controller (host) sends the beginning byte location = N
- ICS clock will **acknowledge**
- Controller (host) sends the data byte count = X
- ICS clock will **acknowledge**
- Controller (host) starts sending **Byte N through Byte N + X - 1**  
(see Note 2)
- ICS clock will **acknowledge** each byte **one at a time**
- Controller (host) sends a Stop bit

### How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the write address D2<sub>(H)</sub>
- ICS clock will **acknowledge**
- Controller (host) sends the beginning byte location = N
- ICS clock will **acknowledge**
- Controller (host) will send a separate start bit.
- Controller (host) sends the read address D3<sub>(H)</sub>
- ICS clock will **acknowledge**
- ICS clock will send the data byte count = X
- ICS clock sends **Byte N + X - 1**
- ICS clock sends **Byte 0 through byte X (if X<sub>(H)</sub> was written to byte 8).**
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

| Index Block Write Operation     |           |                      |
|---------------------------------|-----------|----------------------|
| Controller (Host)               |           | ICS (Slave/Receiver) |
| T                               | starT bit |                      |
| Slave Address D2 <sub>(H)</sub> |           |                      |
| WR                              | WRite     |                      |
|                                 |           | ACK                  |
| Beginning Byte = N              |           |                      |
|                                 |           | ACK                  |
| Data Byte Count = X             |           |                      |
|                                 |           | ACK                  |
| Beginning Byte N                |           | X Byte               |
| ○                               |           |                      |
| ○                               |           |                      |
| ○                               |           |                      |
| Byte N + X - 1                  |           |                      |
|                                 |           | ACK                  |
| P                               | stoP bit  |                      |

| Index Block Read Operation      |                 |                      |
|---------------------------------|-----------------|----------------------|
| Controller (Host)               |                 | ICS (Slave/Receiver) |
| T                               | starT bit       |                      |
| Slave Address D2 <sub>(H)</sub> |                 |                      |
| WR                              | WRite           |                      |
|                                 |                 | ACK                  |
| Beginning Byte = N              |                 |                      |
|                                 |                 | ACK                  |
| RT                              | Repeat starT    |                      |
| Slave Address D3 <sub>(H)</sub> |                 |                      |
| RD                              | ReaD            |                      |
|                                 |                 | ACK                  |
|                                 |                 | Data Byte Count = X  |
| ACK                             |                 |                      |
| ACK                             |                 | X Byte               |
|                                 |                 |                      |
| ○                               |                 |                      |
| ○                               |                 |                      |
| ○                               |                 |                      |
|                                 |                 | Byte N + X - 1       |
| N                               | Not acknowledge |                      |
| P                               | stoP bit        |                      |

\*See notes on the following page.

0464B—08/04/03

**Byte 0: Functionality and frequency select register (Default=0)**

| Bit            | Description   |      |      |      |        |               |             |                        |                        | PWD    |
|----------------|---|------|------|------|--------|---------------|-------------|------------------------|------------------------|--------|
| Bit<br>(2,7:4) | Bit2  | Bit7 | Bit6 | Bit5 | Bit4   | CPUCLK<br>MHz | 3V66<br>MHz | PCICLK<br>MHz          | Spread %               | Note 1 |
|                | FS4   | FS3  | FS2  | FS1  | FS0    |               |             |                        |                        |        |
|                | 0   | 0    | 0    | 0    | 0      | 102.00        | 68.00       | 34.00                  | +/-0.25% Center spread |        |
|                | 0   | 0    | 0    | 0    | 1      | 105.00        | 70.00       | 35.00                  | +/-0.25% Center spread |        |
|                | 0   | 0    | 0    | 1    | 0      | 108.00        | 72.00       | 36.00                  | +/-0.25% Center spread |        |
|                | 0   | 0    | 0    | 1    | 1      | 111.00        | 74.00       | 37.00                  | +/-0.25% Center spread |        |
|                | 0   | 0    | 1    | 0    | 0      | 114.00        | 76.00       | 38.00                  | +/-0.25% Center spread |        |
|                | 0   | 0    | 1    | 0    | 1      | 117.00        | 78.00       | 39.00                  | +/-0.25% Center spread |        |
|                | 0   | 0    | 1    | 1    | 0      | 120.00        | 80.00       | 40.00                  | +/-0.25% Center spread |        |
|                | 0   | 0    | 1    | 1    | 1      | 123.00        | 82.00       | 41.00                  | +/-0.25% Center spread |        |
|                | 0   | 1    | 0    | 0    | 0      | 126.00        | 72.00       | 36.00                  | +/-0.25% Center spread |        |
|                | 0   | 1    | 0    | 0    | 1      | 130.00        | 74.30       | 37.10                  | +/-0.25% Center spread |        |
|                | 0   | 1    | 0    | 1    | 0      | 136.00        | 68.00       | 34.00                  | +/-0.25% Center spread |        |
|                | 0   | 1    | 0    | 1    | 1      | 140.00        | 70.00       | 35.00                  | +/-0.25% Center spread |        |
|                | 0   | 1    | 1    | 0    | 0      | 144.00        | 72.00       | 36.00                  | +/-0.25% Center spread |        |
|                | 0   | 1    | 1    | 0    | 1      | 148.00        | 74.00       | 37.00                  | +/-0.25% Center spread |        |
|                | 0   | 1    | 1    | 1    | 0      | 152.00        | 76.00       | 38.00                  | +/-0.25% Center spread |        |
|                | 0   | 1    | 1    | 1    | 1      | 156.00        | 78.00       | 39.00                  | +/-0.25% Center spread |        |
|                | 1   | 0    | 0    | 0    | 0      | 160.00        | 80.00       | 40.00                  | +/-0.25% Center spread |        |
|                | 1   | 0    | 0    | 0    | 1      | 164.00        | 82.00       | 41.00                  | +/-0.25% Center spread |        |
|                | 1   | 0    | 0    | 1    | 0      | 166.60        | 66.60       | 33.30                  | +/-0.25% Center spread |        |
|                | 1   | 0    | 0    | 1    | 1      | 170.00        | 68.00       | 34.00                  | +/-0.25% Center spread |        |
|                | 1   | 0    | 1    | 0    | 0      | 175.00        | 70.00       | 35.00                  | +/-0.25% Center spread |        |
|                | 1   | 0    | 1    | 0    | 1      | 180.00        | 72.00       | 36.00                  | +/-0.25% Center spread |        |
|                | 1   | 0    | 1    | 1    | 0      | 185.00        | 74.00       | 37.00                  | +/-0.25% Center spread |        |
|                | 1   | 0    | 1    | 1    | 1      | 190.00        | 76.00       | 38.00                  | +/-0.25% Center spread |        |
|                | 1   | 1    | 0    | 0    | 0      | 66.80         | 66.80       | 33.40                  | +/-0.25% Center spread |        |
|                | 1   | 1    | 0    | 0    | 1      | 100.20        | 66.80       | 33.40                  | +/-0.25% Center spread |        |
| 1              | 1   | 0    | 1    | 0    | 133.60 | 66.80         | 33.40       | +/-0.25% Center spread |                        |        |
| 1              | 1   | 0    | 1    | 1    | 200.40 | 66.80         | 33.40       | +/-0.25% Center spread |                        |        |
| 1              | 1   | 1    | 0    | 0    | 66.60  | 66.60         | 33.30       | 0 to -0.5% Down spread |                        |        |
| 1              | 1   | 1    | 0    | 1    | 100.00 | 66.60         | 33.30       | 0 to -0.5% Down spread |                        |        |
| 1              | 1   | 1    | 1    | 0    | 200.00 | 66.60         | 33.30       | 0 to -0.5% Down spread |                        |        |
| 1              | 1   | 1    | 1    | 1    | 133.33 | 66.60         | 33.30       | 0 to -0.5% Down spread |                        |        |
| Bit 3          | 0 - Frequency is selected by hardware select, latched inputs<br>1 - Frequency is selected by Bit 2,7:4                                |      |      |      |        |               |             |                        |                        | 0      |
| Bit 1          | 0 - Normal<br>1 - Spread spectrum enable  |      |      |      |        |               |             |                        |                        | 0      |
| Bit 0          | 0 - Watch dog safe frequency will be selected by latch inputs<br>1 - Watch dog safe frequency will be programmed by Byte 10 bit (4:0) |      |      |      |        |               |             |                        |                        | 0      |

**Notes:**

1. Default at power-up will be for latched logic inputs to define frequency, as displayed by Bit 3.



**Byte 1: Output Control Register**  
(1 = enable, 0 = disable)

| Bit  | Pin#  | PWD | Description   |
|------|-------|-----|---------------|
| Bit7 | 45,44 | 1   | CPUT/C2       |
| Bit6 | 38,37 | 1   | CPUT/C1       |
| Bit5 | 41,40 | 1   | CPUT/C0       |
| Bit4 | -     | X   | FS4 Read back |
| Bit3 | -     | X   | FS3 Read back |
| Bit2 | -     | X   | FS2 Read back |
| Bit1 | -     | X   | FS1 Read back |
| Bit0 | -     | X   | FS0 Read back |

**Byte 2: Output Control Register**  
(1 = enable, 0 = disable)

| Bit  | Pin# | PWD | Description |
|------|------|-----|-------------|
| Bit7 | -    | 1   | Reserved    |
| Bit6 | 17   | 1   | PCICLK_6    |
| Bit5 | 16   | 1   | PCICLK_5    |
| Bit4 | 15   | 1   | PCICLK_4    |
| Bit3 | 14   | 1   | PCICLK_3    |
| Bit2 | 12   | 1   | PCICLK_2    |
| Bit1 | 11   | 1   | PCICLK_1    |
| Bit0 | 10   | 1   | PCICLK_0    |

**Byte 3: Output Control Register**  
(1 = enable, 0 = disable)

| Bit  | Pin# | PWD | Description                                     |
|------|------|-----|---|
| Bit7 | 23   | 1   | 24-48MHz  |
| Bit6 | 22   | 1   | 48MHz   |
| Bit5 | -    | 1   | Reset gear shift detect 1 = Enable, 0 = Disable |
| Bit4 | -    | X   | Reserved  |
| Bit3 | -    | 0   | Sel 24_48; 0=24 MHz; 1=48 MHz                   |
| Bit2 | 8    | 1   | PCICLK_F2                                       |
| Bit1 | 7    | 1   | PCICLK_F1                                       |
| Bit0 | 6    | 1   | PCICLK_F0                                       |

**Byte 4: Output Control Register**  
(1 = enable, 0 = disable)

| Bit   | Pin# | PWD | Description           |
|-------|------|-----|-----------------------|
| Bit 7 | -    | X   | MultiSEL0 (read back) |
| Bit 6 | -    | X   | MultiSEL1 (Read back) |
| Bit 5 | 31   | 1   | 3V66-0                |
| Bit 4 | 30   | 1   | 3V66-1                |
| Bit 3 | 48   | 1   | REF0                  |
| Bit 2 | 1    | 1   | REF1                  |
| Bit 1 | 27   | 1   | 3V66_3                |
| Bit 0 | 28   | 1   | 3V66_2                |

**Notes:**

1. PWD = Power on Default
2. For disabled clocks, they stop low for single ended clocks. Differential CPU clocks stop with CPUCLKT at high, CPUCLKC off, and external resistor termination will bring CPUCLKC low.

**Byte 5: Programming Edge Rate**  
(1 = enable, 0 = disable)

| Bit   | Pin# | PWD | Description |
|-------|------|-----|-------------|
| Bit 7 | X    | 1   | (Reserved)  |
| Bit 6 | X    | 1   | (Reserved)  |
| Bit 5 | X    | 1   | (Reserved)  |
| Bit 4 | X    | 1   | (Reserved)  |
| Bit 3 | X    | 1   | (Reserved)  |
| Bit 2 | X    | 1   | (Reserved)  |
| Bit 1 | X    | 1   | (Reserved)  |
| Bit 0 | X    | 1   | (Reserved)  |

**Byte 6: Vendor ID Register**  
(1 = enable, 0 = disable)

| Bit   | Name             | PWD | Description  |
|-------|------------------|-----|--|
| Bit 7 | Revision ID Bit3 | X   | Revision ID values will be based on individual device's revision |
| Bit 6 | Revision ID Bit2 | X   |  |
| Bit 5 | Revision ID Bit1 | X   |  |
| Bit 4 | Revision ID Bit0 | X   |  |
| Bit 3 | Vendor ID Bit3   | 0   | (Reserved)   |
| Bit 2 | Vendor ID Bit2   | 0   | (Reserved)   |
| Bit 1 | Vendor ID Bit1   | 0   | (Reserved)   |
| Bit 0 | Vendor ID Bit0   | 1   | (Reserved)   |

**Byte 7: Revision ID and Device ID Register**

| Bit   | Name       | PWD | Description   |
|-------|------------|-----|---|
| Bit 7 | Device ID7 | 0   | Device ID values will be based on individual device "28H" in this case. |
| Bit 6 | Device ID6 | 0   |   |
| Bit 5 | Device ID5 | 1   |   |
| Bit 4 | Device ID4 | 0   |   |
| Bit 3 | Device ID3 | 1   |   |
| Bit 2 | Device ID2 | 0   |   |
| Bit 1 | Device ID1 | 0   |   |
| Bit 0 | Device ID0 | 0   |   |

**Byte 8: Byte Count Read Back Register**

| Bit   | Name  | PWD | Description   |
|-------|-------|-----|---|
| Bit 7 | Byte7 | 0   | Note: Writing to this register will configure byte count and how many bytes will be read back, default is 0F <sub>H</sub> = 15 bytes. |
| Bit 6 | Byte6 | 0   |   |
| Bit 5 | Byte5 | 0   |   |
| Bit 4 | Byte4 | 0   |   |
| Bit 3 | Byte3 | 1   |   |
| Bit 2 | Byte2 | 1   |   |
| Bit 1 | Byte1 | 1   |   |
| Bit 0 | Byte0 | 1   |   |



**Byte 9: Watchdog Timer Count Register**

| Bit   | Name | PWD | Description   |
|-------|------|-----|---|
| Bit 7 | WD7  | 0   | The decimal representation of these 8 bits corresponds to X • 290ms the watchdog timer will wait before it goes to alarm mode and resets the frequency to the safe setting. Default at power up is 8 • 290ms = 2.3 seconds. |
| Bit 6 | WD6  | 0   |   |
| Bit 5 | WD5  | 0   |   |
| Bit 4 | WD4  | 0   |   |
| Bit 3 | WD3  | 1   |   |
| Bit 2 | WD2  | 0   |   |
| Bit 1 | WD1  | 0   |   |
| Bit 0 | WD0  | 0   |   |

**Byte 10: Programming Enable bit 8 Watchdog Control Register**

| Bit   | Name           | PWD | Description  |
|-------|----------------|-----|--|
| Bit 7 | Program Enable | 0   | Programming Enable bit<br>0 = no programming. Frequencies are selected by HW latches or Byte0<br>1 = enable all fC programing. |
| Bit 6 | WD Enable      | 0   | Watchdog Enable bit.<br>This bit will over write WDEN latched value. 0 = disable, 1 = Enable.                                  |
| Bit 5 | WD Alarm       | 0   | Watchdog Alarm Status 0 = normal 1= alarm status   |
| Bit 4 | SF4            | 0   | Watchdog safe frequency bits. Writing to these bits will configure the safe frequency corresponding to Byte 0 Bit 2, 7:4 table |
| Bit 3 | SF3            | 1   |  |
| Bit 2 | SF2            | 0   |  |
| Bit 1 | SF1            | 0   |  |
| Bit 0 | SF0            | 0   |  |

**Byte 11: VCO Frequency M Divider (Reference divider) Control Register**

| Bit   | Name   | PWD | Description  |
|-------|--------|-----|--|
| Bit 7 | Ndiv 8 | X   | N divider bit 8  |
| Bit 6 | Mdiv 6 | X   | The decimal respresentation of Mdiv (6:0) correspond to the reference divider value. Default at power up is equal to the latched inputs selection. |
| Bit 5 | Mdiv 5 | X   |  |
| Bit 4 | Mdiv 4 | X   |  |
| Bit 3 | Mdiv 3 | X   |  |
| Bit 2 | Mdiv 2 | X   |  |
| Bit 1 | Mdiv 1 | X   |  |
| Bit 0 | Mdiv 0 | X   |  |

**Byte 12: VCO Frequency N Divider (VCO divider) Control Register**

| Bit   | Name   | PWD | Description   |
|-------|--------|-----|---|
| Bit 7 | Ndiv 7 | X   | The decimal representation of Ndiv (8:0) correspond to the VCO divider value. Default at power up is equal to the latched inputs selecton. Notice Ndiv 8 is located in Byte 11. |
| Bit 6 | Ndiv 6 | X   |   |
| Bit 5 | Ndiv 5 | X   |   |
| Bit 4 | Ndiv 4 | X   |   |
| Bit 3 | Ndiv 3 | X   |   |
| Bit 2 | Ndiv 2 | X   |   |
| Bit 1 | Ndiv 1 | X   |   |
| Bit 0 | Ndiv 0 | X   |   |

**Byte 13: Spread Spectrum Control Register**

| Bit   | Name | PWD | Description  |
|-------|------|-----|--|
| Bit 7 | SS 7 | X   | The Spread Spectrum (12:0) bit will program the spread percentage. Spread percent needs to be calculated based on the VCO frequency, spreading profile, spreading amount and spread frequency. It is recommended to use ICS software for spread programming. Default power on is latched FS divider. |
| Bit 6 | SS 6 | X   |  |
| Bit 5 | SS 5 | X   |  |
| Bit 4 | SS 4 | X   |  |
| Bit 3 | SS 3 | X   |  |
| Bit 2 | SS 2 | X   |  |
| Bit 1 | SS 1 | X   |  |
| Bit 0 | SS 0 | X   |  |

**Byte 14: Spread Spectrum Control Register**

| Bit   | Name     | PWD | Description            |
|-------|----------|-----|------------------------|
| Bit 7 | Reserved | X   | Reserved               |
| Bit 6 | Reserved | X   | Reserved               |
| Bit 5 | Reserved | X   | Reserved               |
| Bit 4 | SS 12    | X   | Spread Spectrum Bit 12 |
| Bit 3 | SS 11    | X   | Spread Spectrum Bit 11 |
| Bit 2 | SS 10    | X   | Spread Spectrum Bit 10 |
| Bit 1 | SS 9     | X   | Spread Spectrum Bit 9  |
| Bit 0 | SS 8     | X   | Spread Spectrum Bit 8  |

**Byte 15: Output Divider Control Register**

| Bit   | Name      | PWD | Description  |
|-------|-----------|-----|--|
| Bit 7 | CPUDIV3   | X   | CPU2 clock divider ratio can be configured via these 4 bits individually. For divider selection table refer to Table 1. Default at power up is latched FS divider.     |
| Bit 6 | CPUDIV2   | X   |  |
| Bit 5 | CPUDIV1   | X   |  |
| Bit 4 | CPUDIV0   | X   |  |
| Bit 3 | CPU Div 3 | X   | CPU(1:0) clock divider ratio can be configured via these 4 bits individually. For divider selection table refer to Table 1. Default at power up is latched FS divider. |
| Bit 2 | CPU Div 2 | X   |  |
| Bit 1 | CPU Div 1 | X   |  |
| Bit 0 | CPU Div 0 | X   |  |

**Byte 16: Output Divider Control Register**

| Bit   | Name       | PWD | Description   |
|-------|------------|-----|---|
| Bit 7 | 3V66 Div 3 | X   | 3V66(3:2) clock divider ratio can be configured via these 4 bits individually. For divider selection table refer to Table 1. Default at power up is latched FS divider. |
| Bit 6 | 3V66 Div 2 | X   |   |
| Bit 5 | 3V66 Div 1 | X   |   |
| Bit 4 | 3V66 Div 0 | X   |   |
| Bit 3 | 3V66 Div 3 | X   | 3V66(1:0) clock divider ratio can be configured via these 4 bits individually. For divider selection table refer to Table 1. Default at power up is latched FS divider. |
| Bit 2 | 3V66 Div 2 | X   |   |
| Bit 1 | 3V66 Div 1 | X   |   |
| Bit 0 | 3V66 Div 0 | X   |   |

**Byte 17: Output Divider Control Register**

| Bit   | Name          | PWD | Description   |
|-------|---------------|-----|---|
| Bit 7 | 3V66(3:2)_INV | X   | 3V66(3:2) Phase Inversion bit   |
| Bit 6 | 3V66(1:0)_INV | X   | 3V66(1:0) Phase Inversion bit   |
| Bit 5 | CPU_INV       | X   | CPUCLK_2 Phase Inversion bit  |
| Bit 4 | CPU_INV       | X   | CPUCLK Phase Inversion bit  |
| Bit 3 | PCI Div 3     | X   | PCI clock divider ratio can be configured via these 4 bits individually. For divider selection table refer to Table 2. Default at power up is latched FS divider. |
| Bit 2 | PCI Div 2     | X   |   |
| Bit 1 | PCI Div 1     | X   |   |
| Bit 0 | PCI Div 0     | X   |   |

**Table 1**

| Div (3:2) | Div (1:0) |     |     |     |
|-----------|-----------|-----|-----|-----|
|           | 00        | 01  | 10  | 11  |
| 00        | /2        | /4  | /8  | /16 |
| 01        | /3        | /6  | /12 | /24 |
| 10        | /5        | /10 | /20 | /40 |
| 11        | /7        | /14 | /28 | /56 |

**Table 2**

| Div (3:2) | Div (1:0) |     |     |     |
|-----------|-----------|-----|-----|-----|
|           | 00        | 01  | 10  | 11  |
| 00        | /4        | /8  | /16 | /32 |
| 01        | /3        | /6  | /12 | /24 |
| 10        | /5        | /10 | /20 | /40 |
| 11        | /7        | /14 | /28 | /56 |

**Byte 18: Group Skew Control Register**

| Bit   | Name       | PWD | Description  |
|-------|------------|-----|--|
| Bit 7 | CPU_Skew 1 | 0   | These 2 bits delay the CPUCLKC/T2 with respect to CPUCLKC/T (1:0)<br>00 = 0ps 01 = 250ps 10 = 500ps 11 = 750ps       |
| Bit 6 | CPU_Skew 0 | 1   |  |
| Bit 5 | Reserved   | 0   | Reserved   |
| Bit 4 | Reserved   | 0   | Reserved   |
| Bit 3 | CPU_Skew 1 | 0   | These 2 bits delay the CPUCLKC/T (1:0) clock with respect to CPUCLKC/T2<br>00 = 0ps 01 = 250ps 10 = 500ps 11 = 750ps |
| Bit 2 | CPU_Skew 0 | 1   |  |
| Bit 1 | Reserved   | 0   | Reserved   |
| Bit 0 | Reserved   | 0   | Reserved   |

**Byte 19: Group Skew Control Register**

| Bit   | Name                               | PWD | Programming Sequence |   |   |       |          |          |
|-------|------------------------------------|-----|----------------------|---|---|-------|----------|----------|
| Bit 7 | These 4bits control CPU-3V66(3:2)  | 0   | 0                    | 0 | 0 | 0     | 0ps      | Reserved |
| Bit 6 |                                    | 1   | 0                    | 1 | 0 | 0     | 150ps    | Reserved |
| Bit 5 |                                    | 0   | 1                    | 0 | 0 | 0     | 300ps    | Reserved |
| Bit 4 |                                    | 0   | 1                    | 1 | 0 | 0     | 450ps    | Reserved |
| Bit 3 | These 4 bits control CPU-3V66(1:0) | 0   | 1                    | 1 | 0 | 1     | 600ps    | Reserved |
| Bit 2 |                                    | 1   | 1                    | 1 | 0 | 750ps | Reserved |          |
| Bit 1 |                                    | 0   | 1                    | 1 | 1 | 1     | 900ps    | Reserved |
| Bit 0 |                                    | 0   | Reserved             |   |   |       |          | Reserved |

**Byte 20: Group Skew Control Register**

| Bit   | Name                                | PWD | Programming Sequence |   |   |   |          |          |
|-------|-------------------------------------|-----|----------------------|---|---|---|----------|----------|
| Bit 7 | These 4bits control<br>CPU-PCI(9:0) | 1   | 0                    | 0 | 0 | 0 | 0ps      | Reserved |
| Bit 6 |                                     | 0   | 0                    | 1 | 0 | 0 | 150ps    | Reserved |
| Bit 5 |                                     | 0   | 1                    | 0 | 0 | 0 | 300ps    | Reserved |
| Bit 4 |                                     | 0   | 1                    | 1 | 0 | 0 | 450ps    | Reserved |
| Bit 3 | Reserved                            | 1   | 1                    | 1 | 0 | 1 | 600ps    | Reserved |
| Bit 2 |                                     | 0   | 1                    | 1 | 1 | 0 | 750ps    | Reserved |
| Bit 1 |                                     | 0   | 1                    | 1 | 1 | 1 | 900ps    | Reserved |
| Bit 0 |                                     | 0   | Reserved             |   |   |   | Reserved |          |

**Byte 21: Slew Rate Control Register**

| Bit   | Name                  | PWD | Description                                 |
|-------|-----------------------|-----|---|
| Bit 7 | PCICLK_2_Slew 1       | 1   | PCICLK2 clock slew rate control bits.       |
| Bit 6 | PCICLK_2_Slew 0       | 0   | 01 = strong; 11 = normal; 10 = weak         |
| Bit 5 | PCICLK_F (1:0)_Slew 0 | 1   | PCICLK_F(1:0) clock slew rate control bits. |
| Bit 4 | PCICLK_F (1:0)_Slew 0 | 0   | 01 = strong; 11 = normal; 10 = weak         |
| Bit 3 | 3V66 (3:2)_Slew 1     | 1   | 3V66 (2:1) clock slew rate control bits.    |
| Bit 2 | 3V66 (3:2)_Slew 1     | 0   | 01 = strong; 11 = normal; 10 = weak         |
| Bit 1 | 3V66 (1:0)_Slew 1     | 1   | 3V66 (1:0) clock slew rate control bits.    |
| Bit 0 | 3V66 (1:0)_Slew 0     | 0   | 01 = strong; 11 = normal; 10 = weak         |

**Byte 22: Slew Rate Control Register**

| Bit   | Name             | PWD | Description                             |
|-------|------------------|-----|---|
| Bit 7 | REF Slew 1       | 1   | REF clock slew rate control bits.       |
| Bit 6 | REF Slew 0       | 0   | 01 = strong; 11 = normal; 10 = weak     |
| Bit 5 | PCI (6:4) Slew 1 | 1   | PCI (6:4) clock slew rate control bits. |
| Bit 4 | PCI (6:4) Slew 0 | 0   | 01 = strong; 11 = normal; 10 = weak     |
| Bit 3 | PCI (3:2) Slew 1 | 1   | PCI (3:2) clock slew rate control bits. |
| Bit 2 | PCI (3:2) Slew 0 | 0   | 01 = strong; 11 = normal; 10 = weak     |
| Bit 1 | PCI (1:0) Slew 1 | 1   | PCI (1:0) clock slew rate control bits. |
| Bit 0 | PCI (1:0) Slew 0 | 0   | 01 = strong; 11 = normal; 10 = weak     |

**Byte 23: Slew Rate Control Register**

| Bit   | Name            | PWD | Description                            |
|-------|-----------------|-----|--|
| Bit 7 | Reserved        | X   | Reserved                               |
| Bit 6 | Reserved        | X   |  |
| Bit 5 | Reserved        | 1   |  |
| Bit 4 | Reserved        | 0   |  |
| Bit 3 | 48MHz Slew 1    | 1   | 48MHz clock slew rate control bits.    |
| Bit 2 | 48MHz Slew 0    | 0   | 01 = strong; 11 = normal; 10 = weak    |
| Bit 1 | 24_48MHz Slew 1 | 1   | 24_48MHz clock slew rate control bits. |
| Bit 0 | 24_48MHz Slew 0 | 0   | 01 = strong; 11 = normal; 10 = weak    |

## Absolute Maximum Ratings

|                               |                                |
|-------------------------------|--------------------------------|
| Supply Voltage                | 5.5 V                          |
| Logic Inputs                  | GND -0.5 V to $V_{DD} + 0.5$ V |
| Ambient Operating Temperature | 0°C to +70°C                   |
| Case Temperature              | 115°C                          |
| Storage Temperature           | -65°C to +150°C                |

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

## Electrical Characteristics - Input/Supply/Common Output Parameters

$T_A = 0 - 70^\circ\text{C}$ ; Supply Voltage  $V_{DD} = 3.3$  V +/-5% (unless otherwise stated)

| PARAMETER                      | SYMBOL          | CONDITIONS                                       | MIN            | TYP      | MAX            | UNITS |
|--------------------------------|-----------------|--|----------------|----------|----------------|-------|
| Input High Voltage             | $V_{IH}$        |  | 2              |          | $V_{DD} + 0.3$ | V     |
| Input Low Voltage              | $V_{IL}$        |  | $V_{SS} - 0.3$ |          | 0.8            | V     |
| Input High Current             | $I_{IH}$        | $V_{IN} = V_{DD}$                                |                |          | 5              | mA    |
| Input Low Current              | $I_{IL1}$       | $V_{IN} = 0$ V; Inputs with no pull-up resistors | -5             |          |                | mA    |
| Input Low Current              | $I_{IL2}$       | $V_{IN} = 0$ V; Inputs with pull-up resistors    | -200           |          |                | mA    |
| Operating Supply Current       | $I_{DD(OP)}$    | $C_L = 0$ pF; Select @ 100MHz                    |                | 203      | 260            | mA    |
| Power Down Supply Current      | $I_{DDPD}$      | $C_L = 0$ pF; With input address to Vdd or GND   |                | 23       | 40             | mA    |
| Input frequency                | $F_i$           | $V_{DD} = 3.3$ V;                                | 11             | 14.31818 | 16             | MHz   |
| Input Capacitance <sup>1</sup> | $C_{IN}$        | Logic Inputs                                     |                |          | 5              | pF    |
|                                | $C_{INX}$       | X1 & X2 pins                                     | 27             |          | 45             | pF    |
| Clk Stabilization <sup>1</sup> | $T_{STAB}$      | From $V_{DD} = 3.3$ V to 1% target Freq.         |                | 1        | 1.8            | ms    |
| Skew <sup>1</sup>              | $T_{SK3V66-PC}$ | $V_T = 1.5$ V/ $V_T = 1.5$ V                     | 1.5            | 2.5      | 3.5            |       |
|                                | $T_{CPU3V66}$   | $V_T = 50\%$ / $V_T = 1.5$ V                     |                | 5.58     |                | ns    |

<sup>1</sup>Guaranteed by design, not 100% tested in production.

**Electrical Characteristics - CPUCLKT/C**
 $T_A = 0 - 70^\circ\text{C}$ ;  $V_{DD} = 3.3\text{V} \pm 5\%$ ;  $C_L = 10\text{-}20\text{ pF}$  (unless otherwise specified)

| PARAMETER                                   | SYMBOL     | CONDITIONS   | MIN  | TYP    | MAX | UNITS    |
|---|------------|--|------|--------|-----|----------|
| Current Source Output Impedance             | $Z_o$      | $V_o = V_x$  | 3000 |        |     | $\Omega$ |
| Output High Voltage                         | $V_{OH}$   | $V_R = 475\Omega \pm 1\%$ ; $I_{REF} = 2.32\text{mA}$ ; $I_{OH} = 6 \cdot I_{REF}$ |      | 1.08   | 1.2 | V        |
| Output High Current                         | $I_{OH}$   |  |      | -14.81 |     | mA       |
| Rise Time <sup>1</sup>                      | $t_r$      | $V_{OL} = 0.175\text{V}$ , $V_{OH} = 0.525\text{V}$                                | 175  | 328    | 700 | ps       |
| Fall Time <sup>1</sup>                      | $t_f$      | $V_{OH} = 0.525\text{V}$ , $V_{OL} = 0.175\text{V}$                                | 175  | 312    | 700 | ns       |
| Duty Cycle <sup>1</sup>                     | $d_t$      | $V_T = 50\%$   | 45   | 50     | 55  | %        |
| Differential Crossover Voltage <sup>1</sup> | $V_x$      | Note 3   | 280  | 290    | 430 | mV       |
| Skew <sup>1</sup>                           | $t_{sk}$   | $V_T = 50\%$   |      | 35     | 100 | ps       |
| Jitter, Cycle-to-cycle <sup>1</sup>         | tjycyc-cyc | $V_T = V_x$  |      | 100    | 150 | ps       |

<sup>1</sup>Guaranteed by design, not 100% tested in production.

**Electrical Characteristics - PCICLK**
 $T_A = 0 - 70^\circ\text{C}$ ;  $V_{DD} = 3.3\text{V} \pm 5\%$ ;  $C_L = 10\text{-}30\text{ pF}$  (unless otherwise stated)

| PARAMETER           | SYMBOL     | CONDITIONS                                      | MIN | TYP   | MAX  | UNITS    |
|---------------------|------------|---|-----|-------|------|----------|
| Output Frequency    | F01        |   |     | 33.33 |      | MHz      |
| Output Impedance    | $R_{DSN1}$ | $V_O = V_{DD} \cdot (0.5)$                      | 12  |       | 55   | $\Omega$ |
| Output High Voltage | $V_{OH1}$  | $I_{OH} = -1\text{mA}$                          | 2.4 |       |      | V        |
| Output Low Voltage  | $V_{OL1}$  | $I_{OL} = -1\text{mA}$                          |     |       | 0.55 | V        |
| Output High Current | $I_{OH1}$  | $V_{OH} = 1.0\text{V}$                          |     |       | -33  | mA       |
|                     |            | $V_{OH} = 3.135\text{V}$                        | -33 |       |      |          |
| Output Low Current  | $I_{OL1}$  | $V_{OL} = 1.95\text{V}$                         | 30  |       |      | mA       |
|                     |            | $V_{OL} = 0.4\text{V}$                          |     |       | 38   |          |
| Rise Time           | tr1        | $V_{OL} = 0.4\text{V}$ , $V_{OH} = 2.4\text{V}$ | 0.5 | 1.94  | 2    | ns       |
| Fall Time           | tf1        | $V_{OH} = 2.4\text{V}$ , $V_{OL} = 0.4\text{V}$ | 0.5 | 1.78  | 2    | ns       |
| Duty Cycle          | dt1        | $V_T = 1.5\text{V}$                             | 45  | 51.9  | 55   | %        |
| Skew                | tsk1       | $V_T = 1.5\text{V}$                             |     | 133   | 500  | ps       |
| Jitter              | tjycyc-cyc | $V_T = 1.5\text{V}$                             |     | 225   | 250  | ps       |

<sup>1</sup>Guaranteed by design, not 100% tested in production

## Electrical Characteristics - 3V66

T<sub>A</sub> = 0 - 70°C; VDD=3.3V +/-5%; C<sub>L</sub> = 10-30 pF (unless otherwise specified)

| PARAMETER           | SYMBOL                         | CONDITIONS                                     | MIN | TYP   | MAX  | UNITS |
|---------------------|--------------------------------|--|-----|-------|------|-------|
| Output Frequency    | F <sub>O1</sub> <sup>1</sup>   |  |     | 66.66 |      | MHz   |
| Output Impedance    | R <sub>DSP1</sub> <sup>1</sup> | VO = VDD*(0.5)                                 | 12  |       | 55   | Ω     |
| Output High Voltage | V <sub>OH1</sub>               | I <sub>OH</sub> = -1mA                         | 2.4 |       |      | V     |
| Output Low Voltage  | V <sub>OL1</sub>               | I <sub>OL</sub> = -1mA                         |     |       | 0.55 | V     |
| Output High Current | I <sub>OH1</sub>               | V <sub>OH</sub> = 1.0V                         |     |       | -33  | mA    |
|                     |                                | V <sub>OH</sub> = 3.135V                       | -33 |       |      |       |
| Output Low Current  | I <sub>OL1</sub>               | V <sub>OL</sub> = 1.95 V                       | 30  |       |      | mA    |
|                     |                                | V <sub>OL</sub> = 0.4V                         |     |       | 38   |       |
| Rise Time           | t <sub>r1</sub>                | V <sub>OL</sub> = 0.4V, V <sub>OH</sub> = 2.4V | 0.5 | 1.94  | 2    | ns    |
| Fall Time           | t <sub>f1</sub>                | V <sub>OH</sub> = 2.4V, V <sub>OL</sub> = 0.4V | 0.5 | 1.78  | 2    | ns    |
| Duty Cycle          | d <sub>t1</sub>                | V <sub>T</sub> = 1.5V                          | 45  | 50.7  | 55   | %     |
| Skew                | t <sub>f1</sub>                | V <sub>T</sub> = 1.5V                          |     | 82    | 500  | ps    |
| Jitter              | t <sub>jycyc-cyc1</sub>        | V <sub>T</sub> = 1.5V                          | 45  | 245   | 250  | ps    |

<sup>1</sup> Guaranteed by design, not 100% tested in production

## Electrical Characteristics - 24, 48MHz

T<sub>A</sub> = 0 - 70°C; VDD = 3.3V +/-5%; C<sub>L</sub> = 10-30pF (unless otherwise stated)

| PARAMETER           | SYMBOL                              | CONDITIONS                                     | MIN | TYP    | MAX  | UNITS |
|---------------------|-------------------------------------|--|-----|--------|------|-------|
| Output Frequency    | F <sub>O</sub> <sup>1</sup>         | VO = VDD*(0.5)                                 |     | 24, 48 |      | MHz   |
| Output Impedance    | R <sub>DSN1</sub> <sup>1</sup>      | VO = VDD*(0.5)                                 | 12  |        | 55   | Ω     |
| Output High Voltage | V <sub>OH1</sub>                    | I <sub>OH</sub> = -1mA                         | 2.4 |        |      | V     |
| Output Low Voltage  | V <sub>OL1</sub>                    | I <sub>OL</sub> = -1mA                         |     |        | 0.55 | V     |
| Output High Current | I <sub>OH1</sub>                    | V <sub>OH</sub> = 1.0V                         |     |        | -29  | mA    |
|                     |                                     | V <sub>OH</sub> = 3.135V                       | -23 |        |      |       |
| Output Low Current  | I <sub>OL1</sub>                    | V <sub>OL</sub> = 1.95 V                       | 29  |        |      | mA    |
|                     |                                     | V <sub>OL</sub> = 0.4V                         |     |        | 27   |       |
| Rise Time           | t <sub>r1</sub> <sup>1</sup>        | V <sub>OL</sub> = 0.4V, V <sub>OH</sub> = 2.4V | 1   | 1.25   | 2    | ns    |
| Fall Time           | t <sub>f1</sub> <sup>1</sup>        | V <sub>OH</sub> = 2.4V, V <sub>OL</sub> = 0.4V | 1   | 1.25   | 2    | ns    |
| Duty Cycle          | d <sub>t1</sub> <sup>1</sup>        | V <sub>T</sub> = 1.5V                          | 45  | 52     | 55   | %     |
| Jitter              | t <sub>jycyc-cyc</sub> <sup>1</sup> | V <sub>T</sub> = 1.5V                          |     | 150    | 350  | ps    |

<sup>1</sup> Guaranteed by design, not 100% tested in production

## Electrical Characteristics - REF

$T_A = 0 - 70^\circ\text{C}$ ;  $V_{DD} = 3.3\text{ V}$ , +/-5%;  $C_L = 10 - 20\text{ pF}$  (unless otherwise stated)

| PARAMETER           | SYMBOL                  | CONDITIONS                                      | MIN | TYP    | MAX  | UNITS    |
|---------------------|-------------------------|---|-----|--------|------|----------|
| Output Frequency    | $F_{O1}$ <sup>1</sup>   |   |     | 14.318 |      | MHz      |
| Output Impedance    | $R_{DSP1}$ <sup>1</sup> | $V_O = V_{DD} * (0.5)$                          | 20  |        | 60   | $\Omega$ |
| Output High Voltage | $V_{OH1}$               | $I_{OH} = -1\text{mA}$                          | 2.4 |        |      | V        |
| Output Low Voltage  | $V_{OL1}$               | $I_{OL} = -1\text{mA}$                          |     |        | 0.55 | V        |
| Output High Current | $I_{OH1}$               | $V_{OH} = 1.0\text{V}$                          |     |        | -33  | mA       |
|                     |                         | $V_{OH} = 3.135\text{V}$                        | -33 |        |      |          |
| Output Low Current  | $I_{OL1}$               | $V_{OL} = 1.95\text{ V}$                        | 30  |        |      | mA       |
|                     |                         | $V_{OL} = 0.4\text{V}$                          |     |        | 38   |          |
| Rise Time           | $t_{r1}$                | $V_{OL} = 0.4\text{V}$ , $V_{OH} = 2.4\text{V}$ | 0.5 | 1.71   | 2    | ns       |
| Fall Time           | $t_{f1}$                | $V_{OH} = 2.4\text{V}$ , $V_{OL} = 0.4\text{V}$ | 0.5 | 1.68   | 2    | ns       |
| Duty Cycle          | $d_{t1}$                | $V_T = 1.5\text{V}$                             | 45  | 54     | 55   | %        |
| Jitter              | $t_{j\text{cyc-cyc}1}$  | $V_T = 1.5\text{V}$                             |     | 450    | 500  | ps       |

<sup>1</sup> Guaranteed by design, not 100% tested in production




## Shared Pin Operation - Input/Output Pins

The I/O pins designated by (input/output) serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 5-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kiloohm (10K) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period.

Figure 1 shows a means of implementing this function when a switch or 2 pin header is used. With no jumper is installed the pin will be pulled high. With the jumper in place the pin will be pulled low. If programmability is not necessary, than only a single resistor is necessary. The programming resistors should be located close to the series termination resistor to minimize the current loop area. It is more important to locate the series termination resistor close to the driver than the programming resistor.




**Fig. 1**


---

---

### Un-Buffered Mode 3V66 & PCI Phase Relationship

All 3V66 clocks are to be in pphase with each other. In the case where 3V66\_1 is configured as 48MHz VCH clock, there is no defined phase relationship between 3V66\_1/VCH and other 3V66 clocks. The PCI group should lag 3V66 by the standard skew described below as  $T_{pci}$ .





**300 mil SSOP Package**

| SYMBOL   | In Millimeters<br>COMMON DIMENSIONS |       | In Inches<br>COMMON DIMENSIONS |       |
|----------|-------------------------------------|-------|--------------------------------|-------|
|          | MIN                                 | MAX   | MIN                            | MAX   |
| A        | 2.41                                | 2.80  | .095                           | .110  |
| A1       | 0.20                                | 0.40  | .008                           | .016  |
| b        | 0.20                                | 0.34  | .008                           | .0135 |
| c        | 0.13                                | 0.25  | .005                           | .010  |
| D        | SEE VARIATIONS                      |       | SEE VARIATIONS                 |       |
| E        | 10.03                               | 10.68 | .395                           | .420  |
| E1       | 7.40                                | 7.60  | .291                           | .299  |
| e        | 0.635 BASIC                         |       | 0.025 BASIC                    |       |
| h        | 0.38                                | 0.64  | .015                           | .025  |
| L        | 0.50                                | 1.02  | .020                           | .040  |
| N        | SEE VARIATIONS                      |       | SEE VARIATIONS                 |       |
| $\alpha$ | 0°                                  | 8°    | 0°                             | 8°    |

**VARIATIONS**

| N  | D mm. |       | D (inch) |      |
|----|-------|-------|----------|------|
|    | MIN   | MAX   | MIN      | MAX  |
| 48 | 15.75 | 16.00 | .620     | .630 |

Reference Doc.: JEDEC Publication 95, MO-118

10-0034

**Ordering Information**

**ICS950208yFT**

Example:

**ICS XXXX y F - T**

