

17 HIGH BW#

15 PD#

16 SRC\_STOP#



## Four Output Differential Buffer for PCI Express

#### **Recommended Application:**

DB800 Version 2.0 Yellow Cover part with PCI Express support with extended bypass mode frequency range.

#### **Output Features:**

- 4 0.7V current-mode differential output pairs
- Supports zero delay buffer mode and fanout mode
- Bandwidth programming available

#### **Key Specifications:**

- Outputs cycle-cycle jitter: < 50ps
- Outputs skew: < 50ps
- Extended frequency range in bypass mode: Revision B: up to 333.33MHz Revision C: up to 400MHz

#### Features/Benefits:

- Spread spectrum modulation tolerant, 0 to -0.5% down spread and +/- 0.25% center spread
- Supports undriven differential outputs in PD# and SRC\_STOP# modes for power management.

#### VDD 1 28 VDDA SRC IN 2 27 GNDA same as ICS9DB104) SRC IN# 3 26 IREF GND 4 25 OE INV VDD 5 24 VDD DIF\_1 6 23 DIF 6 DIF 1#7 22 DIF 6# **OE\_1** 8 21 **OE** 6 DIF\_2 9 20 DIF 5 DIF 2# 10 19 DIF 5# VDD 11 18 VDD


**Pin Configurations** 

BYPASS#/PLL 12

SCLK 13

SDATA 14

OE INV = 0



28-pin SSOP & TSSOP



Pin Decription When OE\_INV = 0

PIN#	PIN NAME	PIN TYPE	DESCRIPTION
1	VDD	PWR	Power supply, nominal 3.3V
2	SRC_IN	IN	0.7 V Differential SRC TRUE input
3	SRC_IN#	IN	0.7 V Differential SRC COMPLEMENTARY input
4	GND	PWR	Ground pin.
5	VDD	PWR	Power supply, nominal 3.3V
6	DIF_1	OUT	0.7V differential true clock output
7	DIF_1#	OUT	0.7V differential complement clock output
8	OE_1	IN	Active high input for enabling output 1.  0 = tri-state outputs, 1= enable outputs
9	DIF_2	OUT	0.7V differential true clock output
10	 DIF_2#	OUT	0.7V differential complement clock output
11	VDD	PWR	Power supply, nominal 3.3V
12	BYPASS#/PLL	IN	Input to select Bypass(fan-out) or PLL (ZDB) mode  0 = Bypass mode, 1= PLL mode
13	SCLK	IN	Clock pin of SMBus circuitry, 5V tolerant.
14	SDATA	I/O	Data pin for SMBus circuitry, 5V tolerant.
15	PD#	IN	Asynchronous active low input pin used to power down the device. The internal clocks are disabled and the VCO and the crystal are stopped.
16	SRC_STOP#	IN	Active low input to stop SRC outputs.
17	HIGH_BW#	IN	3.3V input for selecting PLL Band Width  0 = High, 1= Low
18	VDD	PWR	Power supply, nominal 3.3V
19	DIF_5#	OUT	0.7V differential complement clock output
20	DIF_5	OUT	0.7V differential true clock output
21	OE_6	IN	Active high input for enabling output 6.  0 = tri-state outputs, 1= enable outputs
22	DIF_6#	OUT	0.7V differential complement clock output
23	DIF_6	OUT	0.7V differential true clock output
24	VDD	PWR	Power supply, nominal 3.3V
25	OE_INV	IN	This latched input selects the polarity of the OE pins.  0 = OE pins active high, 1 = OE pins active low (OE#)
26	IREF	OUT	This pin establishes the reference current for the differential current-mode output pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current. 475 ohms is the standard value.
27	GNDA	PWR	Ground pin for the PLL core.
28	VDDA	PWR	3.3V power for the PLL core.



Pin Decription When OE INV = 1

	ecription When OF		DECORPORTION
PIN #	PIN NAME	PIN TYPE	DESCRIPTION
1	VDD	PWR	Power supply, nominal 3.3V
2	SRC_IN	IN	0.7 V Differential SRC TRUE input
3	SRC_IN#	IN	0.7 V Differential SRC COMPLEMENTARY input
4	GND	PWR	Ground pin.
5	VDD	PWR	Power supply, nominal 3.3V
6	DIF_1	OUT	0.7V differential true clock output
7	DIF_1#	OUT	0.7V differential complement clock output
8	OE1#	IN	Active low input for enabling DIF pair 1.  1 = tri-state outputs, 0 = enable outputs
9	DIF_2	OUT	0.7V differential true clock output
10	DIF 2#	OUT	0.7V differential complement clock output
11	VDD	PWR	Power supply, nominal 3.3V
12	BYPASS#/PLL	IN	Input to select Bypass(fan-out) or PLL (ZDB) mode
			0 = Bypass mode, 1= PLL mode
13	SCLK	IN	Clock pin of SMBus circuitry, 5V tolerant.
14	SDATA	I/O	Data pin for SMBus circuitry, 5V tolerant.
15	PD	IN	Asynchronous active high input pin used to power down the device. The
			internal clocks are disabled and the VCO is stopped.
16	SRC_STOP	IN	Active high input to stop SRC outputs.
17	HIGH_BW#	IN	3.3V input for selecting PLL Band Width
			0 = High, 1= Low
18	VDD	PWR	Power supply, nominal 3.3V
19	DIF_5#	OUT	0.7V differential complement clock output
20	DIF_5	OUT	0.7V differential true clock output
21	OE6#	IN	Active low input for enabling DIF pair 6.
			1 = tri-state outputs, 0 = enable outputs
22	DIF_6#	OUT	0.7V differential complement clock output
23	DIF_6	OUT	0.7V differential true clock output
24	VDD	PWR	Power supply, nominal 3.3V
25	OE_INV	IN	This latched input selects the polarity of the OE pins.
	_		0 = OE pins active high, 1 = OE pins active low (OE#)
			This pin establishes the reference current for the differential current-
26	IREF	OUT	mode output pairs. This pin requires a fixed precision resistor tied to
			ground in order to establish the appropriate current. 475 ohms is the
07	CNIDA	DMD	standard value.
27	GNDA	PWR	Ground pin for the PLL core.
28	VDDA	PWR	3.3V power for the PLL core.






### **General Description**

The **ICS9DB401** follows the Intel DB400 Differential Buffer Specification v2.0. This buffer provides four PCI-Express SRC clocks. The **ICS9DB401** is driven by a differential input pair from a CK409/CK410/CK410M main clock generator, such as the ICS952601, ICS954101 or ICS954201. It provides ouputs meeting tight cycle-to-cycle jitter (50ps) and output-to-output skew (50ps) requirements.

#### **Block Diagram**



Note: Polarities shown for OE INV = 0.

#### **Power Groups**

Pin N	lumber	Description			
VDD	GND	•			
1	4	SRC_IN/SRC_IN#			
5,11,18, 24	4	DIF(1,2,5,6)			
N/A	27	IREF			
28	27	Analog VDD & GND for PLL core			



**Absolute Max** 

Symbol	Parameter	Min	Max	Units
VDD_A	3.3V Core Supply Voltage		4.6	V
VDD_In	3.3V Logic Supply Voltage		4.6	V
$V_{IL}$	Input Low Voltage	GND-0.5		V
$V_{IH}$	Input High Voltage		V <sub>DD</sub> +0.5V	V
Ts	Storage Temperature	-65	150	°C
Tambient	Ambient Operating Temp	0	70	°C
Tcase	Case Temperature		115	°C
	Input ESD protection			
ESD prot	human body model	2000		V

### **Electrical Characteristics - Input/Supply/Common Output Parameters**

 $T_A = 0 - 70$ °C; Supply Voltage  $V_{DD} = 3.3 \text{ V +/-5}\%$ 

$T_A = 0 - 70^{\circ}C$ ; Supply Volta	$aye v_{DD} = 3.3$	V <del>+</del> /-3 /0					
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Input High Voltage	V <sub>IH</sub>	3.3 V +/-5%	2		$V_{DD} + 0.3$	V	
Input Low Voltage	$V_{IL}$	3.3 V +/-5%	GND - 0.3		8.0	V	
Input High Current	I <sub>IH</sub>	$V_{IN} = V_{DD}$	-5		5	uA	
Input Low Current	I <sub>IL1</sub>	$V_{IN} = 0 \text{ V}$ ; Inputs with no pull-up resistors	-5			uA	
Input Low Current	I <sub>IL2</sub>	$V_{IN} = 0 \text{ V}$ ; Inputs with pull-up resistors	-200			uA	
On a voting Cumply Current	I <sub>DD3.3PLL</sub>	Full Active C Full lead:		175	200	mA	
Operating Supply Current	I <sub>DD3.3ByPass</sub>	Full Active, $G_L = Full load,$		160	175	mA	
Powerdown Current		all diff pairs driven			40	uA  ) mA  ) mA  mA  mA  ) MHz  33 MHz  ) MHz  nH  pF  pF	
Fowerdown Current	I <sub>DD3.3PD</sub>	all differential pairs tri-stated	V +/-5%         2         V <sub>DD</sub> + 0.3         V           V +/-5%         GND - 0.3         0.8         V           N = V <sub>DD</sub> -5         5         uA           uuts with no pull-up esistors         -5         uA           upputs with pull-up esistors         -200         uA           nous esistors         175         200         mA           pairs driven         160         175         mA           pairs driven         40         mA         40         mA           al pairs tri-stated         4         mA         40         mA           L Mode         50         200         MHz         20         MHz           e (Revision B/REV of Elliphic         0         333.33         MHz         0         400         MHz           December 20 = 2H)         0         400         MHz         0         400         MHz         0         10         MHz         0         10         11         1.4         MHz         10         10         10         10         10         10         10         11         1.4         MHz         10         10         15         10         10         10         15 <td< td=""><td></td></td<>				
Input Frequency	$F_{iPLL}$	PLL Mode	50		200	MHz	
Input Frequency	F <sub>iBypass</sub>	Bypass Mode (Revision B/REV ID = 1H)	0		333.33	MHz	
Input Frequency	F <sub>iBypass</sub>	Bypass Mode (Revision C/REV ID = 2H)	0		400	MHz	
Pin Inductance <sup>1</sup>	$L_{pin}$				7	nΗ	1
Input Capacitance <sup>1</sup>	C <sub>IN</sub>	Logic Inputs	1.5		4	pF	1
input Capacitance	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	4	pF	1			
PLL Bandwidth			2.4	3	3.4	MHz	1
FLL Baridwidti	DVV	PLL Bandwidth when PLL_BW=1	0.7	1	1.4	uA  uA  uA  0 mA  5 mA  0 mA  0 mA  0 MHz  33 MHz  0 MHz  34 MHz  4 MHz  4 MHz  4 MHz  5 ns  6 ns  0 us  ns	1
Clk Stabilization <sup>1,2</sup>	T <sub>STAB</sub>	From V <sub>DD</sub> Power-Up and after input clock stabilization or deassertion of PD# to 1st clock		0.5	1	ms	1,2
Modulation Frequency	fMOD	Triangular Modulation	30		33	kHz	1
Tdrive_SRC_STOP#		DIF output enable after SRC_Stop# de-assertion		10	15	ns	1,3
Tdrive_PD#		DIF output enable after PD# de-assertion			300	us	1,3
Tfall		Fall time of PD# and SRC_STOP#			5	ns	1
Trise		Rise time of PD# and SRC_STOP#			5	ns	2

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup>See timing diagrams for timing requirements.

<sup>&</sup>lt;sup>3</sup>Time from deassertion until outputs are >200 mV



**Electrical Characteristics - DIF 0.7V Current Mode Differential Pair** 

 $T_{A} = 0 - 70^{\circ}\text{C}; \ V_{DD} = 3.3 \ V + / -5\%; \ C_{L} = 2pF, \ R_{S} = 33.2\Omega, \ R_{P} = 49.9\Omega, \ I_{REF} = 475\Omega$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Current Source Output Impedance	Zo <sup>1</sup>	$V_O = V_x$	3000			Ω	1
Voltage High	VHigh	Statistical measurement on single ended signal using oscilloscope	660		850	mV	1,3
Voltage Low	VLow	math function.	-150		150	1110	1,3
Max Voltage	Vovs	Measurement on single ended			1150	mV	1
Min Voltage	Vuds	signal using absolute value.	-300			IIIV	1
Crossing Voltage (abs)	Vcross(abs)		250		550	mV	1
Crossing Voltage (var)	d-Vcross	Variation of crossing over all edges			140	mV	1
Long Accuracy	ppm	see Tperiod min-max values			0	ppm	1,2
Rise Time	t <sub>r</sub>	$V_{OL} = 0.175V, V_{OH} = 0.525V$	175		700	ps	1
Fall Time	t <sub>f</sub>	$V_{OH} = 0.525 V V_{OL} = 0.175 V$	175		700	ps	1
Rise Time Variation	d-t <sub>r</sub>				125	ps	1
Fall Time Variation	d-t <sub>f</sub>				125	ps	1
Duty Cycle	d <sub>t3</sub>	Measurement from differential wavefrom	45		55	%	1
Skew	t <sub>sk3</sub>	V <sub>T</sub> = 50%			50	ps	1
Jitter, Cycle to cycle	t <sub>jcyc-cyc</sub>	PLL mode, Measurement from differential wavefrom			50	ps	1
		BYPASS mode as additive jitter			50	ps	1

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> All Long Term Accuracy and Clock Period specifications are guaranteed with the assumption that the input clock complies with CK409/CK410 accuracy requirements


 $<sup>^{3}</sup>I_{REF} = V_{DD}/(3xR_{R})$ . For  $R_{R} = 475\Omega$  (1%),  $I_{REF} = 2.32mA$ .  $I_{OH} = 6$  x  $I_{REF}$  and  $V_{OH} = 0.7V$  @  $Z_{O} = 50\Omega$ .



SRC Reference Clock							
Common Recommendations for Differential Routing	Dimension or Value	Unit	Figure				
L1 length, Route as non -coupled 50 ohm trace.	0.5 max	inch	2, 3				
L2 length, Route as non -coupled 50 ohm trace.	0.2 max	inch	2, 3				
L3 length, Route as non -coupled 50 ohm trace.	0.2 max	inch	2, 3				
Rs	33	ohm	2, 3				
Rt	49.9	ohm	2, 3				

Down Device Differential Routing	Dimension or Value	Unit	Figure
L4 length, Route as coupled microstrip 100 ohm	2 min to 16 max	inch	2
differential trace.			
L4 length, Route as coup led stripline 100 ohm	1.8 min to 14.4 max	inch	2
differential trace.			

Differential Routing to PCI Express Connector	Dimension or Value	Unit	Figure
L4 length, Route as coupled <b>microstrip</b> 100 ohm differential trace.	0.25 to 14 max	inch	3
L4 length, Rout e as coupled stripline 100 ohm	0.225 min to 12.6	inch	3
differential trace.	max		





General SMBus serial interface information for the ICS9DB401

#### **How to Write:**

- · Controller (host) sends a start bit.
- Controller (host) sends the write address DC (H)
- ICS clock will acknowledge
- Controller (host) sends the begining byte location = N
- ICS clock will acknowledge
- Controller (host) sends the data byte count = X
- ICS clock will acknowledge
- Controller (host) starts sending Byte N through Byte N + X -1 (see Note 2)
- ICS clock will acknowledge each byte one at a time
- · Controller (host) sends a Stop bit

Index Block Write Operation								
Cor	ntroller (Host)		ICS (Slave/Receiver)					
Т	starT bit							
Slave	e Address DC <sub>(H)</sub>							
WR	WRite							
			ACK					
Begi	nning Byte = N							
			ACK					
Data	Byte Count = X							
			ACK					
Begin	ning Byte N							
			ACK					
	0	⁄te						
	0	X Byte	0					
	0	×	0					
			0					
Byte N + X - 1								
			ACK					
Р	stoP bit							

#### How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the write address DC (H)
- ICS clock will acknowledge
- Controller (host) sends the begining byte location = N
- ICS clock will acknowledge
- Controller (host) will send a separate start bit.
- Controller (host) sends the read address DD (H)
- ICS clock will acknowledge
- ICS clock will send the data byte count = X
- ICS clock sends Byte N + X -1
- ICS clock sends Byte 0 through byte X (if X<sub>(H)</sub> was written to byte 8).
- Controller (host) will need to acknowledge each byte
- · Controllor (host) will send a not acknowledge bit
- · Controller (host) will send a stop bit

Ind	ex Block Rea	ad	Operation
Con	troller (Host)	IC	S (Slave/Receiver)
Т	starT bit		
Slave	Address DC <sub>(H)</sub>		
WR	WRite		
			ACK
Begii	nning Byte = N		
			ACK
RT	Repeat starT		
Slave	Address DD <sub>(H)</sub>		
RD	ReaD		
			ACK
		D	ata Byte Count = X
	ACK		
			Beginning Byte N
	ACK		
		/te	0
	0	X Byte	0
	0	×	0
	0		
			Byte N + X - 1
N	Not acknowledge		
Р	stoP bit		



SMPus Tables Fraguency Salast Pagister, DEAD/WDITE ADDRESS (DC/DD)

SMBUS Table: Frequency Select Register, READ/WRITE ADDRESS (DC/DD)								
Byt	te 0	Pin #	Name	<b>Control Function</b>	Туре	0	1	
Bit 7		-	PD_Mode	PD# drive mode	RW	driven	Hi-Z	0
Bit 6		-	STOP_Mode	SRC_Stop# drive mode	RW	driven	Hi-Z	0
Bit 5		-	PD_SRC_INV	Power Down and SRC Invert	RW	Normal	Invert	0
Bit 4		-	Reserved	Reserved	RW	Reserved		Χ
Bit 3		-	Reserved	Reserved	RW	Rese	erved	Χ
Bit 2		-	PLL_BW#	Select PLL BW	RW	High BW	Low BW	1
Bit 1		-	BYPASS#	BYPASS#/PLL	RW	fan-out	ZDB	1
Bit 0		-	SRC_DIV#	SRC Divide by 2 Select	RW	x/2	1x	1

**SMBus Table: Output Control Register** 

	omput rabit. Carbat Common regions.							
Byt	te 1	Pin #	Name	Control Function	Туре	0	1	<b>PWD</b>
Bit 7		-	Reserved	Reserved	RW	Res	erved	Х
Bit 6	22	,23	DIF_6	Output Control	RW	Disable	Enable	1
Bit 5	19	,20	DIF_5	Output Control	RW	Disable	Enable	1
Bit 4		-	Reserved	Reserved	RW	Res	erved	Х
Bit 3		-	Reserved	Reserved	RW	Res	erved	Х
Bit 2	9,	10	DIF_2	Output Control	RW	Disable	Enable	1
Bit 1	6	,7	DIF_1	Output Control	RW	Disable	Enable	1
Bit 0		-	Reserved	Reserved	RW	Res	erved	Χ

**SMBus Table: Output Control Register** 

Byt	e 2	Pin #	Name	Control Function	Туре	0	1	PWD
Bit 7		-	Reserved	Reserved	RW	Res	erved	Χ
Bit 6	22	,23	DIF_6	Output Control	RW	Free-run	Stoppable	0
Bit 5	19	,20	DIF_5	Output Control	RW	Free-run	Stoppable	0
Bit 4		-	Reserved	Reserved	RW	Res	erved	Х
Bit 3		-	Reserved	Reserved	RW	Res	erved	X
Bit 2	9,	10	DIF_2	Output Control	RW	Free-run	Stoppable	0
Bit 1	6	,7	DIF_1	Output Control	RW	Free-run	Stoppable	0
Bit 0		-	Reserved	Reserved	RW	Res	erved	Χ



\_\_\_\_

**SMBus Table: Output Control Register** 

Byt	e 3	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7				Reserved	RW	Res	erved	Χ
Bit 6				Reserved	RW	Reserved		Χ
Bit 5				Reserved	RW	Reserved		Х
Bit 4				Reserved	RW Reserved		Х	
Bit 3				Reserved	RW	Res	erved	Χ
Bit 2	t 2			Reserved	RW	Res	erved	Х
Bit 1				Reserved	RW	Res	erved	Х
Bit 0	0			Reserved	RW	Res	erved	Х

SMBus Table: Vendor & Revision ID Register

	Singue Table! Vellael a Nevicion is Negletol							
Byt	te 4 Pi	n #	Name	<b>Control Function</b>	Туре	0	1	<b>PWD</b>
Bit 7	-		RID3		R	ı	-	Χ
Bit 6	-		RID2	REVISION ID	R	-	-	Х
Bit 5	-		RID1	REVISION ID	R	-	-	Χ
Bit 4	-		RID0		R	-	-	Χ
Bit 3	-		VID3		R	-	-	0
Bit 2	-		VID2	VENDOR ID	R	i	-	0
Bit 1	-		VID1	VENDORID	R	-	-	0
Bit 0	-		VID0		R	-	-	1

#### **SMBus Table: DEVICE ID**

Byl	te 5	Pin #	Name	Control Function	Туре	0	1	PWD
Bit 7	Bit 7 -		Dev	rice ID 7 (MSB)	RW	Res	erved	0
Bit 6	Bit 6 -			Device ID 6	RW	Res	erved	1
Bit 5	Bit 5 - Device ID 5 RW		RW	Res	erved	0		
Bit 4	it 4 -			Device ID 4	RW Reserved		erved	0
Bit 3	t 3 -			Device ID 3	RW	Res	erved	0
Bit 2	Bit 2 -			Device ID 2	RW	Res	erved	0
Bit 1	it 1 -			Device ID 1		Res	erved	0
Bit 0	it 0 -			Device ID 0	RW	Res	erved	1

**SMBus Table: Byte Count Register** 

Byt	te 6	Pin #	Name	Control Function	Туре	0	1	PWD
Bit 7		-	BC7		RW	-	-	0
Bit 6		-	BC6	Writing to this register	RW	-	-	0
Bit 5		-	BC5		RW	-	-	0
Bit 4		-	BC4	Writing to this register configures how many	RW	-	-	0
Bit 3	,	-	BC3	bytes will be read back.	RW	-	-	0
Bit 2		-	BC2	Dytes will be feat back.	RW	-	-	1
Bit 1		-	BC1		RW	-	-	1
Bit 0		-	BC0		RW	-	-	1




#### PD#

The PD# pin cleanly shuts off all clocks and places the device into a power saving mode. PD# must be asserted before shutting off the input clock or power to insure an orderly shutdown. PD is asynchronous active-low input for both powering down the device and powering up the device. When PD# is asserted, all clocks will be driven high, or tri-stated (depending on the PD# drive mode and Output control bits) before the PLL is shut down.


#### PD# Assertion

When PD# is sampled low by two consecutive rising edges of DIF#, all DIF outputs must be held High, or tri-stated (depending on the PD# drive mode and Output control bits) on the next High-Low transition of the DIF# outputs. When the PD# drive mode bit is set to '0', all clock outputs will be held with DIF driven High with 2 x I<sub>REF</sub> and DIF# tri-stated. If the PD# drive mode bit is set to '1', both DIF and DIF# are tri-stated.



#### PD# De-assertion

Power-up latency is less than 1 ms. This is the time from de-assertion of the PD# pin, or VDD reaching 3.3V, or the time from valid SRC\_IN clocks until the time that stable clocks are output from the device (PLL Locked). If the PD# drive mode bit is set to '1', all the DIF outputs must driven to a voltage of >200 mV within 300 ms of PD# de-assertion.







Note: Polarities in timing diagrams are shown OE\_INV = 0. They are similar to OE\_INV = 1.

#### SRC\_STOP#

The SRC\_STOP# signal is an active-low asynchronous input that cleanly stops and starts the DIF outputs. A valid clock must be present on SRC\_IN for this input to work properly. The SRC\_STOP# signal is de-bounced and must remain stable for two consecutive rising edges of DIF# to be recognized as a valid assertion or de-assertion.


#### SRC\_STOP# - Assertion (transition from '1' to '0')

Asserting SRC\_STOP# causes all DIF outputs to stop after their next transition (if the control register settings allow the output to stop). When the SRC\_STOP# drive bit is '0', the final state of all stopped DIF outputs is DIF = High and DIF# = Low. There is no change in output drive current. DIF is driven with 6xI<sub>REF</sub> DIF# is not driven, but pulled low by the termination. When the SRC\_STOP# drive bit is '1', the final state of all DIF output pins is Low. Both DIF and DIF# are not driven.


#### SRC\_STOP# - De-assertion (transition from '0' to '1')

All stopped differential outputs resume normal operation in a glitch-free manner. The de-assertion latency to active outputs is 2-6 DIF clock periods, with all DIF outputs resuming simultaneously. If the SRC\_STOP# drive control bit is '1' (tri-state), all stopped DIF outputs must be driven High (>200 mV) within 10 ns of de-assertion.

### SRC\_STOP\_1 (SRC\_Stop = Driven, PD = Driven)




#### SRC\_STOP\_2 (SRC\_Stop =Tristate, PD = Driven)




1014B—09/07/06 www.DataSheet4U.com




### SRC\_STOP\_3 (SRC\_Stop = Driven, PD = Tristate)



### SRC\_STOP\_4 (SRC\_Stop = Tristate, PD = Tristate)







	209 mil SSOP							
	In Mill	imeters	In Inches					
SYMBOL	COMMON [	DIMENSIONS	COMMON	DIMENSIONS				
	MIN	MAX	MIN	MAX				
Α		2.00		.079				
A1	0.05		.002					
A2	1.65	1.85	.065	.073				
b	0.22	0.38	.009	.015				
С	0.09	0.25	.0035	.010				
D	SEE VA	RIATIONS	SEE VA	RIATIONS				
E	7.40	8.20	.291	.323				
E1	5.00	5.60	.197	.220				
е	0.65	BASIC	0.0256	BASIC				
L	0.55	0.95	.022	.037				
N	SEE VA	RIATIONS	SEE VA	RIATIONS				
α	0°	8°	0°	8°				

#### **VARIATIONS**


NI.	D	mm.	D (inch)			
N	MIN	MAX	MIN	MAX		
28	9.90	10.50	.390	.413		

Reference Doc.: JEDEC Publication 95, MO-150

10-0033

## **Ordering Information**

### ICS9DB401yFLFT



Designation for tape and reel packaging RoHS Compliant (Optional)


Revision Designator (will not correlate with datasheet revision)

Device Type (consists of 3 to 7 digit numbers)

ICS, AV = Standard Device

1014B-09/07/06





#### 4.40 mm. Body, 0.65 mm. Pitch TSSOP

(1/3 mil)	(25.6 mil)

	In Milli	meters	In In	ches	
SYMBOL	COMMON D	IMENSIONS	COMMON E	IMENSIONS	
	MIN	MAX	MIN	MAX	
Α		1.20		.047	
A1	0.05	0.15	.002	.006	
A2	0.80	1.05	.032	.041	
b	0.19	0.30	.007	.012	
С	0.09	0.20	.0035	.008	
D	SEE VAF	RIATIONS	SEE VARIATIONS		
E	6.40 E	BASIC	0.252	BASIC	
E1	4.30	4.50	.169	.177	
е	0.65 E	BASIC	0.0256	BASIC	
L	0.45	0.75	.018	.030	
N	SEE VAF	RIATIONS	SEE VARIATIONS		
а	0°	8°	0°	8°	
aaa		0.10		.004	

#### **VARIATIONS**


N	D mm.		D (inch)		
N	MIN	MAX	MIN	MAX	
28	9.60	9.80	.378	.386	

Reference Doc.: JEDEC Publication 95, MO-153

10-0035

# **Ordering Information**

### ICS9DB401yGLFT



Revision Designator (will not correlate with datasheet revision)

Device Type (consists of 3 to 7 digit numbers)

ICS, AV = Standard Device

www.DataSheet4U.com 1014B-09/07/06



**Revision History** 

Rev.	<b>Issue Date</b>	Description	Page #
0.1	4/21/2005	Changed Ordering Information from LN to LF.	14,15
		Updated LF Ordering Information to RoHS Compliant.	14-15
Α	8/15/2005	2. Release to web.	
В	9/7/2006	Updated Electrical Characteristics.	5

1014B—09/07/06 www.DataSheet4U.com