

Programmable System Clock Chip for ATI RS780 - K8™ based Systems

Recommended Application:

ATI RS780 systems using AMD K8 processors

Output Features:

- Integrated series resistors on all differential outputs.
- 1 - Greyhound compatible K8 CPU pairs
- 5 - low-power differential SRC pairs
- 2 - low-power differential chipset SouthBridge SRC pairs
- 1 - Selectable low-power differential 100MHz non-spread SATA/ SRC output
- 1 - Selectable low-power differential SRC / 27MHz Single Ended outputs
- 1 - Selectable HT3 100MHz low-power differential hypertransport clock / HT66MHz Single Ended outputs
- 1 - 48MHz USB clock
- 3 - 14.318MHz Reference clock
- 2 - low-power differential ATIG pairs
- 5- Dedicated CLKREQ# pins


Key Specifications:

- CPU outputs cycle-to-cycle jitter < 150ps
- SRC outputs cycle-to-cycle jitter < 125ps
- SB_SRC outputs cycle-to-cycle jitter < 125ps
- +/- 100ppm frequency accuracy on CPU, SRC, ATIG
- 0ppm frequency accuracy on 48MHz

Features/Benefits:

- Power Saving Features:
Optional Separate supply rail for SRC low Voltage I/O
- ~33% power saving when 1.5V is used for this rail
- Spread Spectrum for EMI reduction
- Outputs may be disabled via SMBus
- External crystal load capacitors for maximum frequency accuracy

Pin Configuration



MLF Pin Description

PIN #	PIN NAME	PIN TYPE	DESCRIPTION
1	GND48	GND	Ground pin for the 48MHz outputs
2	SMBCLK	IN	Clock pin of SMBus circuitry, 5V tolerant.
3	SMBDAT	I/O	Data pin for SMBus circuitry, 5V tolerant.
4	VDD27	PWR	3.3V Power supply for SRC/27MHz output and 27MHz SS PLL
5	SRC7C_LPRS/27MHz_NS	OUT	True clock of low power differential SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)/27MHz 3.3V Single-ended non-spread output for discrete graphics
6	SRC7T_LPRS/27MHz_SS	OUT	Complement clock of low power differential SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)/27MHz 3.3V Single-ended spreading output for discrete graphics
7	GND27	GND	Ground for the SRC/27MHz outputs
8	SRC4C_LPRS	OUT	Complement clock of low power differential SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
9	SRC4T_LPRS	OUT	True clock of low power differential SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
10	GNDSRC	GND	Ground pin for the SRC outputs
11	VDDSRC_IO	PWR	Power supply for differential SRC outputs, nominal 1.05V to 3.3V
12	SRC3C_LPRS	OUT	Complement clock of low power differential SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
13	SRC3T_LPRS	OUT	True clock of low power differential SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
14	SRC2C_LPRS	OUT	Complement clock of low power differential SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
15	SRC2T_LPRS	OUT	True clock of low power differential SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
16	VDDSRC	PWR	Supply for SRC core, 3.3V nominal
17	VDDSRC_IO	PWR	Power supply for differential SRC outputs, nominal 1.05V to 3.3V
18	GNDSRC	GND	Ground pin for the SRC outputs
19	SRC1C_LPRS	OUT	Complement clock of low power differential SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
20	SRC1T_LPRS	OUT	True clock of low power differential SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
21	SRC0C_LPRS	OUT	Complement clock of low power differential SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
22	SRC0T_LPRS	OUT	True clock of low power differential SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
23	*CLKREQ0#	IN	Clock Request pin for SRC0 outputs. If output is selected for control, then that output is controlled as follows: 0 = enabled, 1 = Low-Low
24	GNDATIG	GND	Ground pin for the ATIG outputs
25	VDDATIG_IO	PWR	Power supply for differential ATIG outputs, nominal 1.05V to 3.3V
26	VDDATIG	PWR	Power supply for ATIG core, nominal 3.3V
27	ATIG1C_LPRS	OUT	Complementary clock of low-power differential push-pull PCI-Express pair with integrated series resistor. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
28	ATIG1T_LPRS	OUT	True clock of low-power differential push-pull PCI-Express pair with integrated series resistor. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
29	ATIG0C_LPRS	OUT	Complementary clock of low-power differential push-pull PCI-Express pair with integrated series resistor. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
30	ATIG0T_LPRS	OUT	True clock of low-power differential push-pull PCI-Express pair with integrated series resistor. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
31	SB_SRC1C_LPRS	OUT	Complement clock of low power differential Chipset-to-Chipset SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
32	SB_SRC1T_LPRS	OUT	True clock of low power differential Chipset-to-Chipset SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)

MLF Pin Description (Continued)

PIN #	PIN NAME	PIN TYPE	DESCRIPTION
33	GNDSB_SRC	GND	Ground pin for the SB_SRC outputs
34	VDDSB_SRC_IO	PWR	Power supply for differential SB_SRC outputs, nominal 1.05V to 3.3V
35	VDDSB_SRC	PWR	Supply for SB SRC PLL core, 3.3V nominal
36	SB_SRC0C_LPRS	OUT	Complement clock of low power differential Chipset-to-Chipset SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
37	SB_SRC0T_LPRS	OUT	True clock of low power differential Chipset-to-Chipset SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
38	CLKREQ4#*	IN	Clock Request pin for SRC4 outputs. If output is selected for control, then that output is controlled as follows: 0 = enabled, 1 = Low-Low
39	CLKREQ3#*	IN	Clock Request pin for SRC3 outputs. If output is selected for control, then that output is controlled as follows: 0 = enabled, 1 = Low-Low
40	VDDSATA	PWR	Power supply for SATA core logic, nominal 3.3V
41	SRC6C/SATAC_LPRS	OUT	Complement clock of low power differential SRC/SATA clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
42	SRC6T/SATAT_LPRS	OUT	True clock of low power differential SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
43	GNDSATA	GND	Ground pin for the SRC outputs
44	CLKREQ2#*	IN	Clock Request pin for SRC2 outputs. If output is selected for control, then that output is controlled as follows: 0 = enabled, 1 = Low-Low
45	CLKREQ1#*	IN	Clock Request pin for SRC1 outputs. If output is selected for control, then that output is controlled as follows: 0 = enabled, 1 = Low-Low
46	GNDCPU	GND	Ground pin for the CPU outputs
47	VDDCPU_IO	PWR	Power supply for differential CPU outputs, nominal 1.05V to 3.3V
48	VDDCPU	PWR	Supply for CPU core, 3.3V nominal
49	CPUKG0C_LPRS	OUT	Complementary signal of low-power differential push-pull AMD K8 "Greyhound" clock with integrated series resistor. (no 33 ohm series resistor needed)
50	CPUKG0T_LPRS	OUT	True signal of low-power differential push-pull AMD K8 "Greyhound" clock with integrated series resistor. (no 33 ohm series resistor needed)
51	PD#	IN	Enter /Exit Power Down. 0 = Power Down, 1 = normal operation.
52	GNDHTT	PWR	Ground pin for the HTT outputs
53	HTT0C_LPRS/66M	OUT	Complementary signal of low-power differential push-pull hypertransport clock with integrated series resistor. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed) / 1.8V single ended 66MHz hyper transport clock
54	HTT0T_LPRS/66M	OUT	True signal of low-power differential push-pull hypertransport clock with integrated series resistor. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed) / 1.8V single ended 66MHz hyper transport clock
55	VDDHTT	PWR	Supply for HTT clocks, nominal 3.3V.
56	VDDREF	PWR	Ref, XTAL power supply, nominal 3.3V
57	REF2/SEL_27	I/O	14.318 MHz reference clock, 3.3V/3.3V Latched input to select 27MHz SS and non SS on SRC7 0 = 100MHz differential spreading SRC clock, 1 = 27MHz non-spreading singled clock on pin 5 and 27MHz spread clock on pin 6.
58	REF1/SEL_SATA	I/O	14.318 MHz 3.3V reference clock./ 3.3V tolerant latched input to select function of SRC6/SATA output 0 = 100MHz differential spreading SRC clock, 1 = 100MHz non-spreading differential SATA clock
59	REF0/SEL_HTT66	I/O	14.318 MHz 3.3V reference clock./ 3.3V tolerant latched input to select Hyper Transport Clock Frequency. 0 = 100MHz differential HTT clock, 1 = 66MHz 3.3V single ended HTT clock
60	GNDREF	GND	Ground pin for the REF outputs.
61	X1	IN	Crystal input, nominally 14.318MHz
62	X2	OUT	Crystal output, nominally 14.318MHz
63	VDD48	PWR	Power pin for the 48MHz outputs and core. 3.3V
64	48MHz_0	OUT	48MHz clock output.

Pin Configuration

REF1/SEL_SATA	1	64	REF2/SEL_27
REF0/SEL_HTT66	2	63	VDDREF
GNDREF	3	62	VDDHTT
X1	4	61	HTT0T_LPRS/66M
X2	5	60	HTT0C_LPRS/66M
VDD48	6	59	GNDHTT
48MHz_0	7	58	PD#
GND48	8	57	CPUKG0T_LPRS
SMBCLK	9	56	CPUKG0C_LPRS
SMBDAT	10	55	VDDCPU
VDD27	11	54	VDDCPU_IO
SRC7C_LPRS/27MHz_NS	12	53	GNDCPU
SRC7T_LPRS/27MHz_SS	13	52	CLKREQ1#*
GND27	14	51	CLKREQ2#*
SRC4C_LPRS	15	50	GNDSATA
SRC4T_LPRS	16	49	SRC6T/SATAT_LPRS
GNDSRC	17	48	SRC6C/SATAC_LPRS
VDDSRC_IO	18	47	VDDSATA
SRC3C_LPRS	19	46	CLKREQ3#*
SRC3T_LPRS	20	45	CLKREQ4#*
SRC2C_LPRS	21	44	SB_SRC0T_LPRS
SRC2T_LPRS	22	43	SB_SRC0C_LPRS
VDDSRC	23	42	VDDSB_SRC
VDDSRC_IO	24	41	VDDSB_SRC_IO
GNDSRC	25	40	GNDSB_SRC
SRC1C_LPRS	26	39	SB_SRC1T_LPRS
SRC1T_LPRS	27	38	SB_SRC1C_LPRS
SRC0C_LPRS	28	37	ATIG0T_LPRS
SRC0T_LPRS	29	36	ATIG0C_LPRS
*CLKREQ0#	30	35	ATIG1T_LPRS
GNDATIG	31	34	ATIG1C_LPRS
VDDATIG_IO	32	33	VDDATIG

ICS9LPRS480

64-Pin TSSOP

* Internal Pull-Up Resistor

** Internal Pull-Down Resistor

TSSOP Pin Description

PIN #	PIN NAME	PIN TYPE	DESCRIPTION
1	REF1/SEL_SATA	I/O	14.318 MHz 3.3V reference clock./ 3.3V tolerant latched input to select function of SRC6/SATA output 0 = 100MHz differential spreading SRC clock, 1 = 100MHz non-spreading differential SATA clock
2	REF0/SEL_HTT66	I/O	14.318 MHz 3.3V reference clock./ 3.3V tolerant latched input to select Hyper Transport Clock Frequency. 0 = 100MHz differential HTT clock, 1 = 66MHz 3.3V single ended HTT clock
3	GNDREF	GND	Ground pin for the REF outputs.
4	X1	IN	Crystal input, nominally 14.318MHz
5	X2	OUT	Crystal output, nominally 14.318MHz
6	VDD48	PWR	Power pin for the 48MHz outputs and core. 3.3V
7	48MHz_0	OUT	48MHz clock output.
8	GND48	GND	Ground pin for the 48MHz outputs
9	SMBCLK	IN	Clock pin of SMBus circuitry, 5V tolerant.
10	SMBDAT	I/O	Data pin for SMBus circuitry, 5V tolerant.
11	VDD27	PWR	3.3V Power supply for SRC/27MHz output and 27MHz SS PLL
12	SRC7C_LPRS/27MHz_NS	OUT	True clock of low power differential SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)/27MHz 3.3V Single-ended non-spread output for discrete graphics
13	SRC7T_LPRS/27MHz_SS	OUT	Complement clock of low power differential SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)/27MHz 3.3V Single-ended spreading output for discrete graphics
14	GND27	GND	Ground for the SRC/27MHz outputs
15	SRC4C_LPRS	OUT	Complement clock of low power differential SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
16	SRC4T_LPRS	OUT	True clock of low power differential SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
17	GNDSRC	GND	Ground pin for the SRC outputs
18	VDDSRC_IO	PWR	Power supply for differential SRC outputs, nominal 1.05V to 3.3V
19	SRC3C_LPRS	OUT	Complement clock of low power differential SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
20	SRC3T_LPRS	OUT	True clock of low power differential SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
21	SRC2C_LPRS	OUT	Complement clock of low power differential SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
22	SRC2T_LPRS	OUT	True clock of low power differential SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
23	VDDSRC	PWR	Supply for SRC core, 3.3V nominal
24	VDDSRC_IO	PWR	Power supply for differential SRC outputs, nominal 1.05V to 3.3V
25	GNDSRC	GND	Ground pin for the SRC outputs
26	SRC1C_LPRS	OUT	Complement clock of low power differential SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
27	SRC1T_LPRS	OUT	True clock of low power differential SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
28	SRC0C_LPRS	OUT	Complement clock of low power differential SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
29	SRC0T_LPRS	OUT	True clock of low power differential SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
30	*CLKREQ0#	IN	Clock Request pin for SRC0 outputs. If output is selected for control, then that output is controlled as follows: 0 = enabled, 1 = Low-Low
31	GNDATIG	GND	Ground pin for the ATIG outputs
32	VDDATIG_IO	PWR	Power supply for differential ATIG outputs, nominal 1.05V to 3.3V


TSSOP Pin Description (Continued)

PIN #	PIN NAME	PIN TYPE	DESCRIPTION
33	VDDATIG	PWR	Power supply for ATIG core, nominal 3.3V
34	ATIG1C_LPRS	OUT	Complementary clock of low-power differential push-pull PCI-Express pair with integrated series resistor. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
35	ATIG1T_LPRS	OUT	True clock of low-power differential push-pull PCI-Express pair with integrated series resistor. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
36	ATIG0C_LPRS	OUT	Complementary clock of low-power differential push-pull PCI-Express pair with integrated series resistor. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
37	ATIG0T_LPRS	OUT	True clock of low-power differential push-pull PCI-Express pair with integrated series resistor. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
38	SB_SRC1C_LPRS	OUT	Complement clock of low power differential Chipset-to-Chipset SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
39	SB_SRC1T_LPRS	OUT	True clock of low power differential Chipset-to-Chipset SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
40	GNDSB_SRC	GND	Ground pin for the SB_SRC outputs
41	VDDSB_SRC_IO	PWR	Power supply for differential SB_SRC outputs, nominal 1.05V to 3.3V
42	VDDSB_SRC	PWR	Supply for SB SRC PLL core, 3.3V nominal
43	SB_SRC0C_LPRS	OUT	Complement clock of low power differential Chipset-to-Chipset SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
44	SB_SRC0T_LPRS	OUT	True clock of low power differential Chipset-to-Chipset SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
45	CLKREQ4#*	IN	Clock Request pin for SRC4 outputs. If output is selected for control, then that output is controlled as follows: 0 = enabled, 1 = Low-Low
46	CLKREQ3#*	IN	Clock Request pin for SRC3 outputs. If output is selected for control, then that output is controlled as follows: 0 = enabled, 1 = Low-Low
47	VDDSAATA	PWR	Power supply for SATA core logic, nominal 3.3V
48	SRC6C/SATA_C_LPRS	OUT	Complement clock of low power differential SRC/SATA clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
49	SRC6T/SATA_T_LPRS	OUT	True clock of low power differential SRC clock pair. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed)
50	GNDSATA	GND	Ground pin for the SRC outputs
51	CLKREQ2#*	IN	Clock Request pin for SRC2 outputs. If output is selected for control, then that output is controlled as follows: 0 = enabled, 1 = Low-Low
52	CLKREQ1#*	IN	Clock Request pin for SRC1 outputs. If output is selected for control, then that output is controlled as follows: 0 = enabled, 1 = Low-Low
53	GNDCPU	GND	Ground pin for the CPU outputs
54	VDDCPU_IO	PWR	Power supply for differential CPU outputs, nominal 1.05V to 3.3V
55	VDDCPU	PWR	Supply for CPU core, 3.3V nominal
56	CPUKG0C_LPRS	OUT	Complementary signal of low-power differential push-pull AMD K8 "Greyhound" clock with integrated series resistor. (no 33 ohm series resistor needed)
57	CPUKG0T_LPRS	OUT	True signal of low-power differential push-pull AMD K8 "Greyhound" clock with integrated series resistor. (no 33 ohm series resistor needed)
58	PD#	IN	Enter /Exit Power Down. 0 = Power Down, 1 = normal operation.
59	GNDHTT	PWR	Ground pin for the HTT outputs
60	HTT0C_LPRS/66M	OUT	Complementary signal of low-power differential push-pull hypertransport clock with integrated series resistor. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed) / 1.8V single ended 66MHz hyper transport clock
61	HTT0T_LPRS/66M	OUT	True signal of low-power differential push-pull hypertransport clock with integrated series resistor. (no 50ohm shunt resistor to GND and no 33 ohm series resistor needed) / 1.8V single ended 66MHz hyper transport clock
62	VDDHTT	PWR	Supply for HTT clocks, nominal 3.3V.
63	VDDREF	PWR	Ref, XTAL power supply, nominal 3.3V
64	REF2/SEL_27	I/O	14.318 MHz reference clock, 3.3V/3.3V Latched input to select 27MHz SS and non SS on SRC7 0 = 100MHz differential spreading SRC clock, 1 = 27MHz non-spreading singled clock on pin 12 and 27MHz spread clock on pin 13.

General Description

The **ICS9LPRS480** is a main clock synthesizer chip that provides all clocks required for ATI RS7xx-based systems using AMD processors. An SMBus interface allows full control of the device.

Block Diagram



Power Groups

Pin Number			Description
VDD	VDDIO	GND	
63		1	USB_48 outputs
4		7	SRC/27MHz Outputs
16		10,18	SRC Logic Core
	11,17		SRC differential outputs (IO's)
35		33	SB_SRC Core Logic
	34		SB_SRC differential outputs (IO's)
40		43	SRC/SATA differential output
26		24	ATIG Core Logic
	25		ATIG differential outputs (IO's)
48		43	CPUKG Core Logic
	47		CPUKG differential outputs (IO's)
55		52	HTTCLK output
56		60	REF outputs

Table1: CPU/HTT, SRC and ATIG Frequency Selection Table

Byte 0	Byte 3				CPU (MHz)	HTT Single-ended SEL_HTT66 = 1	Differential HTT SEL_HTT66 = 0	SRC/ATIG	Spread %	CPU OverClock %	
	Bit0	Bit3	Bit2	Bit1							Bit0
	SS_EN	CPU FS3	CPU FS2	CPU FS1							CPU FS0
0	0	0	0	0	173.63	57.88	86.81	86.81	Off	-13%	
0	0	0	0	1	177.17	59.06	88.58	88.58		-11%	
0	0	0	1	0	180.78	60.26	90.39	90.39		-10%	
0	0	0	1	1	184.47	61.49	92.24	92.24		-8%	
0	0	1	0	0	188.24	62.75	94.12	94.12		-6%	
0	0	1	0	1	192.08	64.03	96.04	96.04		-4%	
0	0	1	1	0	196.00	65.33	98.00	98.00		-2%	
0	0	1	1	1	200.00	66.67	100.00	100.00		0%	
0	1	0	0	0	204.00	68.00	102.00	102.00		2%	
0	1	0	0	1	208.08	69.36	104.04	104.04		4%	
0	1	0	1	0	212.24	70.75	106.12	106.12		6%	
0	1	0	1	1	216.49	72.16	108.24	108.24		8%	
0	1	1	0	0	220.82	73.61	110.41	110.41		10%	
0	1	1	0	1	225.23	75.08	112.62	112.62		13%	
0	1	1	1	0	229.74	76.58	114.87	114.87		15%	
0	1	1	1	1	234.33	78.11	117.17	117.17		17%	
1	0	0	0	0	173.63	57.88	86.81	86.81		-0.5%	-13%
1	0	0	0	1	177.17	59.06	88.58	88.58	-11%		
1	0	0	1	0	180.78	60.26	90.39	90.39	-10%		
1	0	0	1	1	184.47	61.49	92.24	92.24	-8%		
1	0	1	0	0	188.24	62.75	94.12	94.12	-6%		
1	0	1	0	1	192.08	64.03	96.04	96.04	-4%		
1	0	1	1	0	196.00	65.33	98.00	98.00	-2%		
1	0	1	1	1	200.00	66.67	100.00	100.00	0%		
1	1	0	0	0	204.00	68.00	102.00	102.00	2%		
1	1	0	0	1	208.08	69.36	104.04	104.04	4%		
1	1	0	1	0	212.24	70.75	106.12	106.12	6%		
1	1	0	1	1	216.49	72.16	108.24	108.24	8%		
1	1	1	0	0	220.82	73.61	110.41	110.41	10%		
1	1	1	0	1	225.23	75.08	112.62	112.62	13%		
1	1	1	1	0	229.74	76.58	114.87	114.87	15%		
1	1	1	1	1	234.33	78.11	117.17	117.17	17%		



Table 2: SB_SRC Frequency Selection Table

Byte 0		Byte 4				SRC (MHz)	Spread %	SB_SRC OverClock %
Bit0	SS_EN	Bit3 SB FS3	Bit2 SB FS2	Bit1 SB FS1	Bit0 SB FS0			
0	0	0	0	0	0	80.00	Off	-20%
0	0	0	0	0	1	81.25		-19%
0	0	0	0	1	0	82.63		-17%
0	0	0	0	1	1	84.00		-16%
0	0	0	1	0	0	85.25		-15%
0	0	0	1	0	1	86.63		-13%
0	0	0	1	1	0	88.00		-12%
0	0	0	1	1	1	89.25		-11%
0	1	0	0	0	0	90.63		-9%
0	1	0	0	0	1	92.00		-8%
0	1	0	0	1	0	93.25		-7%
0	1	0	0	1	1	94.63		-5%
0	1	1	0	0	0	96.00		-4%
0	1	1	0	0	1	97.25		-3%
0	1	1	1	0	0	98.63		-1%
0	1	1	1	1	1	100.00		0%
1	0	0	0	0	0	80.00	-0.50%	20%
1	0	0	0	0	1	81.25		-19%
1	0	0	0	1	0	82.63		-17%
1	0	0	0	1	1	84.00		-16%
1	0	0	1	0	0	85.25		-15%
1	0	0	1	0	1	86.63		-13%
1	0	0	1	1	0	88.00		-12%
1	0	0	1	1	1	89.25		-11%
1	1	0	0	0	0	90.63		-9%
1	1	0	0	0	1	92.00		-8%
1	1	0	0	1	0	93.25		-7%
1	1	0	0	1	1	94.63		-5%
1	1	1	0	0	0	96.00		-4%
1	1	1	0	0	1	97.25		-3%
1	1	1	1	0	0	98.63		-1%
1	1	1	1	1	1	100.00		0%

Table3: 27Mhz_Spread and Frequency Selection Table

SS Enable B2b1	SS3	SS2	SS1	SS0	27MHz_Spread (MHz)	Spread	
	Byte 4 bit 7	Byte 4 bit 6	Byte 4 bit 5	Byte 4 bit 4		% (when enabled)	
0	0	0	0	0	27.00	No Spread	
0	0	0	0	1	27.00		
0	0	0	1	0	27.00		
0	0	0	1	1	27.00		
0	0	1	0	0	27.00		
0	0	1	0	1	27.00		
0	0	1	1	0	27.00		
0	0	1	1	1	27.00		
0	1	0	0	0	27.00		
0	1	0	0	1	27.00		
0	1	0	1	0	27.00		
0	1	0	1	1	27.00		
0	1	1	0	0	27.00		
0	1	1	0	1	27.00		
0	1	1	1	0	27.00		
0	1	1	1	1	27.00		
1	0	0	0	0	27.00	-0.50	Down
1	0	0	0	1	27.00	-1.00	Down
1	0	0	1	0	27.00	-1.50	Down
1	0	0	1	1	27.00	-2.00	Down
1	0	1	0	0	27.00	-0.75	Down
1	0	1	0	1	27.00	-1.25	Down
1	0	1	1	0	27.00	-1.75	Down
1	0	1	1	1	27.00	-2.25	Down
1	1	0	0	0	27.00	+/-0.25	Center
1	1	0	0	1	27.00	+/-0.5	Center
1	1	0	1	0	27.00	+/-0.75	Center
1	1	0	1	1	27.00	+/-1.0	Center
1	1	1	0	0	27.00	+/-0.25	Center
1	1	1	0	1	27.00	+/-0.5	Center
1	1	1	1	0	27.00	+/-0.75	Center
1	1	1	1	1	27.00	+/-1.0	Center



Differential Output Power Management Table

PD#	CLKREQ#	SMBus Register OE	True output	Complement Output	True output	Complement Output
			Free-Run		CLKREQ# Selected	
1	0	Enable	Running	Running	Running	Running
0	X	X	Low/20K	Low	Low/20K	Low
1	1	Enable	Running	Running	Low/20K	Low
X	X	Disable	Low/20K	Low	Low/20K	Low

Note: 20K means 20Kohm Pull Down

Singled-ended Power Management Table

PD#	SMBus Register OE	48MHz	27MHz	HTT66MHz	REF(2:0)
1	Enable	Running	Running	Running	Running
0	Enable	Low	Low	Low	Hi-Z

Absolute Maximum Rating

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
3.3V Supply Voltage	VDDxxx	-		3.3	GND + 3.9V	V	1
Storage Temperature	Ts	-	-65		150	°C	1
Ambient Operating Temp	Tambient	-	0		70	°C	1
Case Temperature	Tcase	-			115	°C	1
Input ESD protection HBM	ESD prot	-	2000			V	1

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics - Input/Supply/Common Output Parameters

PARAMETER	SYMBOL	CONDITIONS*	MIN	TYP	MAX	UNITS	NOTES
3.3V Core Supply Voltage	VDDxxx	-	3.135	3.3	3.465	V	1
Input High Voltage	V _{IH}	VDD = 3.3 V +/-5%	2		V _{DD} + 0.3	V	1
Input Low Voltage	V _{IL}	VDD = 3.3 V +/-5%	V _{SS} - 0.3		0.8	V	1
Input High Voltage - SEL_27	V _{IH}	VDD = 3.3 V +/-5%	2		V _{DD} + 0.3	V	1
Input Low Voltage - SEL_27	V _{IL}	VDD = 3.3 V +/-5%	V _{SS} - 0.3		0.4	V	1
Input High Voltage - SEL_SATA	V _{IH}	VDD = 3.3 V +/-5%	2		V _{DD} + 0.3	V	1
Input Low Voltage - SEL_SATA	V _{IL}	VDD = 3.3 V +/-5%	V _{SS} - 0.3		0.4	V	1
Input High Voltage - SEL_HTT66	V _{IH}	VDD = 3.3 V +/-5%	2		V _{DD} + 0.3	V	1
Input Low Voltage - SEL_HTT66	V _{IL}	VDD = 3.3 V +/-5%	V _{SS} - 0.3		0.4	V	1
Input High Current	I _{IH}	V _{IN} = V _{DD}	-5		5	uA	1
Input Low Current	I _{IL1}	V _{IN} = 0 V; Inputs with no pull-up resistors	-5			uA	1
	I _{IL2}	V _{IN} = 0 V; Inputs with pull-up resistors	-200			uA	1
Low Threshold Input-High Voltage	V _{IH_FS}	VDD = 3.3 V +/-5%	0.7		V _{DD} + 0.3	V	1
Low Threshold Input-Low Voltage	V _{IL_FS}	VDD = 3.3 V +/-5%	V _{SS} - 0.3		0.35	V	1
Operating Current	I _{DD3.3OP}	3.3V VDD current, all outputs driven			225	mA	1
Powerdown Current	I _{DD3.3PD}	all diff pairs low/low			2	mA	1
Input Frequency	F _i	VDD = 3.3 V +/-5%		14.31818		MHz	2
Pin Inductance	L _{pin}				7	nH	1
Input Capacitance	C _{IN}	Logic Inputs			5	pF	1
	C _{OUT}	Output pin capacitance			6	pF	1
	C _{INX}	X1 & X2 pins			5	pF	1
Clk Stabilization	T _{STAB}	From VDD Power-Up or de-assertion of PD to 1st clock			1.8	ms	1
Modulation Frequency		Triangular Modulation	30		33	kHz	1
Tdrive_PD		CPU output enable after PD de-assertion			300	us	1
Tfall_PD		PD fall time of			5	ns	1
Trise_PD		PD rise time of			5	ns	1
SMBus Voltage	V _{DDSMB}		2.7		5.5	V	1
Low-level Output Voltage	V _{OLSMB}	@ I _{PULLUP}			0.4	V	1
Current sinking at V _{OL} = 0.4 V	I _{PULLUPSMB}		4	6		mA	1
SMBCLK/SMBDAT Clock/Data Rise Time	T _{RSMB}	(Max V _{IL} - 0.15) to (Min V _{IH} + 0.15)			1000	ns	1
SMBCLK/SMBDAT Clock/Data Fall Time	T _{FSMB}	(Min V _{IH} + 0.15) to (Max V _{IL} - 0.15)			300	ns	1

*TA = 0 - 70°C; Supply Voltage VDD = 3.3 V +/-5%

¹Guaranteed by design and characterization, not 100% tested in production.

²Input frequency should be measured at the REF pin and tuned to ideal 14.31818MHz to meet ppm frequency accuracy on PLL outputs.

AC Electrical Characteristics - Low-Power DIF Outputs: CPUKG and HTT

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Crossing Point Variation	ΔV_{CROSS}	Single-ended Measurement			140	mV	1,2,5
Frequency - CPU	f_{CPU}	Spread Spectrum On	198.8		200	MHz	1,3
Frequency - HTT	f_{HTT}	Spread Spectrum On	99.4		100	MHz	1,3
Long Term Accuracy	ppm	Spread Spectrum Off	-300		+300	ppm	1,11
Rising Edge Slew Rate	S_{RISE}	Differential Measurement	0.5		10	V/ns	1,4
Falling Edge Slew Rate	S_{FALL}	Differential Measurement	0.5		10	V/ns	1,4
Slew Rate Variation	t_{SLVAR}	Single-ended Measurement			20	%	1
CPU, DIF HTT Jitter - Cycle to Cycle	$CPUJ_{C2C}$	Differential Measurement			150	ps	1,6
Accumulated Jitter	t_{JACC}	See Notes			1	ns	1,7
Peak to Peak Differential Voltage	$V_{D(PK-PK)}$	Differential Measurement	400		2400	mV	1,8
Differential Voltage	V_D	Differential Measurement	200		1200	mV	1,9
Duty Cycle	D_{CYC}	Differential Measurement	45		55	%	1
Amplitude Variation	ΔV_D	Change in V_D DC cycle to cycle	-75		75	mV	1,10
CPU[1:0] Skew	CPU_{SKEW10}	Differential Measurement			100	ps	1

Notes on Electrical Characteristics:

- ¹Guaranteed by design and characterization, not 100% tested in production.
- ²Single-ended measurement at crossing point. Value is maximum – minimum over all time. DC value of common mode is not important
- ³Minimum Frequency is a result of 0.5% down spread spectrum
- ⁴Differential measurement through the range of ± 100 mV, differential signal must remain monotonic and within slew rate spec when crossing through this region.
- ⁵Defined as the total variation of all crossing voltages of CLK rising and CLK# falling. Matching applies to rising edge rate of CLK and falling edge of CLK#. It is measured using a +/-75mV window centered on the average cross point where CLK meets CLK#.
- ⁶Max difference of t_{CYCLE} between any two adjacent cycles.
- ⁷Accumulated t_{jc} over a 10 μ s time period, measured with JIT2 TIE at 50ps interval.
- ⁸ $V_{D(PK-PK)}$ is the overall magnitude of the differential signal.
- ⁹ $V_{D(min)}$ is the amplitude of the ring-back differential measurement, guaranteed by design, that ring-back will not cross 0V V_D . $V_{D(max)}$ is the largest amplitude allowed.
- ¹⁰The difference in magnitude of two adjacent V_{D_DC} measurements. V_{D_DC} is the stable post overshoot and ring-back part of the
- ¹¹All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REFOUT is at 14.31818MHz

AC Electrical Characteristics - Low-Power DIF Outputs: SRC, SB_SRC and ATIG

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Rising Edge Slew Rate	t_{SLR}	Differential Measurement	2.5		8	V/ns	1,2
Falling Edge Slew Rate	t_{FLR}	Differential Measurement	2.5		8	V/ns	1,2
Slew Rate Variation	t_{SLVAR}	Single-ended Measurement			20	%	1
Maximum Output Voltage	V_{HIGH}	Includes overshoot			1150	mV	1
Minimum Output Voltage	V_{LOW}	Includes undershoot	-300			mV	1
Differential Voltage Swing	V_{SWING}	Differential Measurement	300			mV	1
Crossing Point Voltage	V_{XABS}	Single-ended Measurement	300		550	mV	1,3,4
Crossing Point Variation	$V_{XABSVAR}$	Single-ended Measurement			140	mV	1,3,5
Duty Cycle	D_{CYC}	Differential Measurement	45		55	%	1
SRC, ATIG, Jitter - Cycle to Cycle	$SRCJ_{C2C}$	Differential Measurement			125	ps	1
SRC[5:0] Skew	SRC_{SKEW}	Differential Measurement			250	ps	1
SB_SRC[1:0] Skew	SRC_{SKEW}	Differential Measurement			100	ps	1
ATIG[2:0] Skew	SRC_{SKEW}	Differential Measurement			100	ps	1

Notes on Electrical Characteristics:

- ¹Guaranteed by design and characterization, not 100% tested in production.
- ²Slew rate measured through V_{swing} centered around differential zero
- ³ V_{xabs} is defined as the voltage where CLK = CLK#
- ⁴Only applies to the differential rising edge (CLK rising and CLK# falling)
- ⁵Defined as the total variation of all crossing voltages of CLK rising and CLK# falling. Matching applies to rising edge rate of CLK
- ⁶All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REFOUT is at 14.31818MHz

Electrical Characteristics - Single-ended HTT 66MHz Clock

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Long Accuracy	ppm	see Tperiod min-max values	-300		300	ppm	1,2
HTT66 Clock period	T _{period}	66.67MHz output nominal	14.9955		15.0045	ns	2
		66.67MHz output spread	14.9955		15.0799	ns	2
Output High Voltage	V _{OH}	I _{OH} = -1 mA	1.6	1.8		V	1
Output Low Voltage	V _{OL}	I _{OL} = 1 mA		0	0.2	V	1
Rise Time	t _{r1}	V _{OL} = 0.36 V, V _{OH} = 1.44 V			1.5	ns	1
Fall Time	t _{f1}	V _{OH} = 1.44 V, V _{OL} = 0.36 V			1.5	ns	1
Duty Cycle	d _{t1}	V _T = 0.9 V	45		55	%	1
Jitter, Cycle to cycle	t _{jcc-cyc}	V _T = 0.9 V			300	ps	1
Jitter, Long Term	t _{LTJ}	V _T = 0.9 V			1	ns	1

*TA = 0 - 70°C; Supply Voltage VDD = 3.3 V +/-5%, CL = 5 pF with Rs = 33Ω (unless otherwise specified)

¹Guaranteed by design and characterization, not 100% tested in production.

²All Long Term Accuracy and Clock Period specifications are guaranteed with the assumption that REF is at 14.31818MHz

Electrical Characteristics - USB - 48MHz

PARAMETER	SYMBOL	CONDITIONS*	MIN	TYP	MAX	UNITS	NOTES
Long Accuracy	ppm	see Tperiod min-max values	-100		100	ppm	1,2
Clock period	T _{period}	48.00MHz output nominal	20.8229		20.8344	ns	2
Clock Low Time	T _{low}	Measure from < 0.6V	9.3750		11.4580	ns	2
Clock High Time	T _{high}	Measure from > 2.0V	9.3750		11.4580	ns	2
Output High Voltage	V _{OH}	I _{OH} = -1 mA	2.4			V	1
Output Low Voltage	V _{OL}	I _{OL} = 1 mA			0.55	V	1
Output High Current	I _{OH}	V _{OH} @ MIN = 1.0 V	-33			mA	1
		V _{OH} @ MAX = 3.135 V			-33	mA	1
Output Low Current	I _{OL}	V _{OL} @ MIN = 1.95 V	30			mA	1
		V _{OL} @ MAX = 0.4 V			38	mA	1
Rise Time	t _{r USB}	V _{OL} = 0.4 V, V _{OH} = 2.4 V	0.5		1.5	ns	1
Fall Time	t _{f USB}	V _{OH} = 2.4 V, V _{OL} = 0.4 V	0.5		1.5	ns	1
Duty Cycle	d _{t1}	V _T = 1.5 V	45		55	%	1
Group Skew	t _{skew}	V _T = 1.5 V			250	ps	1
Jitter, Cycle to cycle	t _{jcc-cyc}	V _T = 1.5 V			130	ps	1,2

*TA = 0 - 70°C; Supply Voltage VDD = 3.3 V +/-5%, CL = 5 pF with Rs = 33Ω (unless otherwise specified)

¹Guaranteed by design and characterization, not 100% tested in production.

²ICS recommended and/or chipset vendor layout guidelines must be followed to meet this specification

Electrical Characteristics - 27MHz

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Long Accuracy	ppm	see Tperiod min-max values	-50 -15		50 15	ppm	1,2 1,2,3
Clock period	T _{period}	27.000MHz output nominal	37.0365		37.0376	ns	2
Output High Voltage(27SS, 27NSS)	V _{OH}	I _{OH} = -1 mA	2.1			V	1,10
Output Low Voltage	V _{OL}	I _{OL} = 1 mA			0.55	V	1
Output High Current	I _{OH}	V _{OH} = 1.0 V	-29			mA	1,10
		V _{OH} = 3.135 V			-23	mA	1,10
Output Low Current	I _{OL}	V _{OL} = 1.95 V	29			mA	1,10
		V _{OL} = 0.4 V			27	mA	1,10
Edge Rate	t _{slew/rf}	Rising/Falling edge rate V _T @ 20%-80%	1	2	4	V/ns	1
Duty Cycle	d _{t1}	V _T = 1.5 V	45		55	%	1
Jitter	t _{lj}	Long Term (10us)			300	ps	1
	t _{jcyc-cyc}	V _T = 1.5 V			200	ps	1

¹Guaranteed by design and characterization, not 100% tested in production.

² Slew rate measured through Vswing centered around differential zero

³ Vxabs is defined as the voltage where CLK = CLK#

¹⁰ V_{DD} = 3.3V

Electrical Characteristics - REF-14.318MHz

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Long Accuracy	ppm	see Tperiod min-max values	-300		300	ppm	1,2
Clock period	T _{period}	14.318MHz output nominal	69.8270		69.8550	ns	2
Clock Low Time	T _{low}	Measure from < 0.6V	30.9290		37.9130	ns	2
Clock High Time	T _{high}	Measure from > 2.0V	30.9290		37.9130	ns	2
Output High Voltage	V _{OH}	I _{OH} = -1 mA	2.4			V	1
Output Low Voltage	V _{OL}	I _{OL} = 1 mA			0.4	V	1
Output High Current	I _{OH}	V _{OH} @MIN = 1.0 V, V _{OH} @MAX = 3.135 V	-29		-23	mA	1
Output Low Current	I _{OL}	V _{OL} @MIN = 1.95 V, V _{OL} @MAX = 0.4 V	29		27	mA	1
Rise Time	t _{r1}	V _{OL} = 0.4 V, V _{OH} = 2.4 V	1		1.5	ns	1
Fall Time	t _{f1}	V _{OH} = 2.4 V, V _{OL} = 0.4 V	1		1.5	ns	1
Skew	t _{sk1}	V _T = 1.5 V			250	ps	1
Duty Cycle	d _{t1}	V _T = 1.5 V	45		55	%	1
Jitter	t _{jcyc-cyc}	V _T = 1.5 V			300	ps	1

*TA = 0 - 70°C; Supply Voltage VDD = 3.3 V +/-5%, CL = 5 pF with Rs = 33Ω (unless otherwise specified)

¹Guaranteed by design and characterization, not 100% tested in production.

² All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REFOUT is at 14.31818MHz

General SMBus serial interface information for the ICS9LPRS480

How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address $D2_{(H)}$
- ICS clock will **acknowledge**
- Controller (host) sends the beginning byte location = N
- ICS clock will **acknowledge**
- Controller (host) sends the data byte count = X
- ICS clock will **acknowledge**
- Controller (host) starts sending **Byte N through Byte N + X - 1**
- ICS clock will **acknowledge** each byte **one at a time**
- Controller (host) sends a Stop bit

How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the write address $D2_{(H)}$
- ICS clock will **acknowledge**
- Controller (host) sends the beginning byte location = N
- ICS clock will **acknowledge**
- Controller (host) will send a separate start bit.
- Controller (host) sends the read address $D3_{(H)}$
- ICS clock will **acknowledge**
- ICS clock will send the data byte count = X
- ICS clock sends **Byte N + X - 1**
- ICS clock sends **Byte 0 through byte X (if $X_{(H)}$ was written to byte 8).**
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

Index Block Write Operation		
Controller (Host)		ICS (Slave/Receiver)
T	starT bit	
Slave Address $D2_{(H)}$		
WR	WRite	
		ACK
Beginning Byte = N		
		ACK
Data Byte Count = X		
		ACK
Beginning Byte N	X Byte	
○		ACK
○		○
○		○
Byte N + X - 1		○
		ACK
P	stoP bit	

Index Block Read Operation		
Controller (Host)		ICS (Slave/Receiver)
T	starT bit	
Slave Address $D2_{(H)}$		
WR	WRite	
		ACK
Beginning Byte = N		
		ACK
RT	Repeat starT	
Slave Address $D3_{(H)}$		
RD	ReaD	
		ACK
		Data Byte Count = X
ACK		
ACK		Beginning Byte N
○		○
○		○
○		○
		Byte N + X - 1
N	Not acknowledge	
P	stoP bit	

SMBus Table: Latched Input Readback Output Enable Control Register

Byte	0	Name	Description	Type	0	1	Default	
	Bit 7	SEL_HTT66 readback	Hypertransport Select	R	100MHz Differential HTT clock	66 MHz 3.3V Single-ended HTT clock	Latch	
	Bit 6	SEL_SATA readback	SATA Select	R	SRC6/SATA pair is SRC SS capable output	SRC6/SATA pair is SATA non-spread output	Latch	
	Bit 5	REF0_OE	Output Enable	RW	Hi-Z	Enabled	1	
	Bit 4	REF1_OE	Output Enable	RW	Hi-Z	Enabled	1	
	Bit 3	REF2_OE	Output Enable	RW	Hi-Z	Enabled	1	
	Bit 2	Reserved						0
	Bit 1	48MHz_0_OE	Output Enable	RW	Low	Enabled	1	
	Bit 0	SS_Enable	Spread Spectrum Enable (CPU, SRC, SB_SRC, ATIG)	RW	Spread Off	Spread On	0	

SMBus Table: Output Enable Control Register

Byte	1	Name	Control Function	Type	0	1	Default	
	Bit 7	SRC7/27MHz_OE	Output Enable	RW	Low/Low	Enabled	1	
	Bit 6	SRC6/SATA_OE Enable	Output Enable	RW	Low/Low	Enabled	1	
	Bit 5	Reserved						0
	Bit 4	SRC4_OE	Output Enable	RW	Low/Low	Enabled	1	
	Bit 3	SRC3_OE	Output Enable	RW	Low/Low	Enabled	1	
	Bit 2	SRC2_OE	Output Enable	RW	Low/Low	Enabled	1	
	Bit 1	SRC1_OE	Output Enable	RW	Low/Low	Enabled	1	
	Bit 0	SRC0_OE	Output Enable	RW	Low/Low	Enabled	1	

SMBus Table: Output Enable and 48MHz Slew Rate Control Register

Byte	2	Name	Control Function	Type	0	1	Default
	Bit 7	SB_SRC1_OE	Output Enable	RW	Low/Low	Enabled	1
	Bit 6	SB_SRC0_OE	Output Enable	RW	Low/Low	Enabled	1
	Bit 5	48MHz_0_Slew Rate	Slew Rate Control	RW	These bits program the slew rate of the single ended outputs. The maximum slew rate is 1.9V/ns and the minimum slew rate is 1.1V/ns. The slew rate selection is as follows: 11 = 1.9V/ns 10 = 1.6V/ns 01 = 1.1V/ns 00 = tristated		1
	Bit 4						1
	Bit 3	ATIG1_OE	Output Enable	RW	Low/Low	Enabled	1
	Bit 2	ATIG0_OE	Output Enable	RW	Low/Low	Enabled	1
	Bit 1	27MHz_SS_Enable	Spread Spectrum Enable 27MHz_SS	RW	Spread Off	Spread On	0
	Bit 0	Reserved	Reserved	RW	-	-	X

SMBus Table: CPU/HTT Frequency Control Register

Byte	3	Name	Control Function	Type	0	1	Default	
	Bit 7	CPU0_OE	Output enable	RW	Low/Low	Enable	1	
	Bit 6	SEL_27 readback	SRC7/27MHz Select	R	SRC7 Output	27MHz Output	Latch	
	Bit 5	Reserved						1
	Bit 4	HTT/66MHz_OE	Output Enable	RW	Low/Low	Enabled	1	
	Bit 3	CPU_FS3	CPU Frequency Select	RW	See CPU/HTT/SRC/ATIG Frequency Select Table Default value corresponds to 200MHz. Note that the HTT frequency tracks the CPU frequency.		0	
	Bit 2	CPU_FS2	CPU Frequency Select	RW			1	
	Bit 1	CPU_FS1	CPU Frequency Select	RW			1	
	Bit 0	CPU_FS0	CPU Frequency Select LSB	RW			1	

SMBus Table: SB_SRC Frequency Control Register

Byte	4	Name	Control Function	Type	0	1	Default
Bit 7		S3	27_SSC Spread Select	RW	S[1:0]: 00 = -0.5% Default, 01 = 1.0%, 10 = -1.5%, 11 = -2%. See Table 3: 27Mhz_Spread, LCDCLK Spread and Frequency Selection Table for additional selections.		0
Bit 6		S2		RW			0
Bit 5		S1		RW			0
Bit 4		S0		RW			0
Bit 3		SB_SRC_FS3	SB_SRC Frequency Select	RW	See SB_SRC Frequency Select Table.		1
Bit 2		SB_SRC_FS2	SB_SRC Frequency Select	RW			1
Bit 1		SB_SRC_FS1	SB_SRC Frequency Select	RW			1
Bit 0		SB_SRC_FS0	SB_SRC Freq. Select LSB	RW			1

SMBus Table: 27MHz Slew Rate Control Register

Byte	5	Name	Control Function	Type	0	1	Default
Bit 7		27M_SS_Slew Rate	Slew Rate Control	RW	These bits program the slew rate of the single ended outputs. The maximum slew rate is 1.9V/ns and the minimum slew rate is 1.1V/ns. The slew rate selection is as follows: 11 = 1.9V/ns 10 = 1.6V/ns 01 = 1.1V/ns 00 = tristated		1
Bit 6							1
Bit 5		27M_NS_Slew Rate	Slew Rate Control	RW			1
Bit 4							1
Bit 3		SB_SRC Source	SB_SRC Source Selection	RW	SB_SRC PLL	SRC PLL	1
Bit 2		Reserved					0
Bit 1		Reserved					0
Bit 0		Reserved					0

SMBus Table: I/O Vout Control Register

Byte	6	Name	Control Function	Type	0	1	Default
Bit 7		SRC Diff AMP	SRC Differential output	RW	00 = 700mV	01 = 800mV	0
Bit 6		SRC Diff AMP	Amplitude Control	RW	10 = 900mV	11 = 1000mV	1
Bit 5		CPU Diff AMP	CPU Differential output	RW	00 = 700mV	01 = 800mV	0
Bit 4		CPU Diff AMP	Amplitude Control	RW	10 = 900mV	11 = 1000mV	1
Bit 3		SB_SRC Diff AMP	SB_SRC Differential output	RW	00 = 700mV	01 = 800mV	0
Bit 2		SB_SRC Diff AMP	Amplitude Control	RW	10 = 900mV	11 = 1000mV	1
Bit 1		Reserved					X
Bit 0		Reserved					X

SMBus Table: Vendor & Revision ID Register

Byte	7	Name	Control Function	Type	0	1	Default
Bit 7		RID3	REVISION ID	R	-	-	0
Bit 6		RID2		R	-	-	0
Bit 5		RID1		R	-	-	0
Bit 4		RID0		R	-	-	1
Bit 3		VID3	VENDOR ID	R	-	-	0
Bit 2		VID2		R	-	-	0
Bit 1		VID1		R	-	-	0
Bit 0		VID0		R	-	-	1



SMBus Table: Byte Count Register

Byte	8	Name	Control Function	Type	0	1	Default
Bit 7		Reserved					0
Bit 6		Reserved					0
Bit 5		BC5	Byte Count bit 5 (MSB)	RW	Determines the number of bytes that are read back from the device. Default is 0F hex.		0
Bit 4		BC4	Byte Count bit 4	RW		0	
Bit 3		BC3	Byte Count bit 3	RW		1	
Bit 2		BC2	Byte Count bit 2	RW		1	
Bit 1		BC1	Byte Count bit 1	RW		1	
Bit 0		BC0	Byte Count bit 0 (LSB)	RW		1	

SMBus Table: WatchDog Timer Control Register

Byte	9	Name	Control Function	Type	0	1	Default
Bit 7		HWD_EN	Watchdog Hard Alarm Enable	RW	Disable and Reload Hard Alarm Timer, Clear WD Hard status bit.	Enable Timer	0
Bit 6		SWD_EN	Watchdog Soft Alarm Enable	RW	Disable	Enable	0
Bit 5		WD Hard Status	WD Hard Alarm Status	R	Normal	Alarm	X
Bit 4		WD Soft Status	WD Soft Alarm Status	R	Normal	Alarm	X
Bit 3		WDTCtrl	Watch Dog Alarm Time base Control	RW	290ms Base	1160ms Base	0
Bit 2		HWD2	WD Hard Alarm Timer Bit 2	RW	These bits represent the number of Watch Dog Time Base Units that pass before the Watch Alarm expires. Default is 7 X 290ms = 2s.		1
Bit 1		HWD1	WD Hard Alarm Timer Bit 1	RW			1
Bit 0		HWD0	WD Hard Alarm Timer Bit 0	RW			1

SMBus Table: WD Timer Safe Frequency Control Register

Byte	10	Name	Control Function	Type	0	1	Default
Bit 7		SWD2	WD Soft Alarm Timer Bit 2	RW	These bits represent the number of Watch Dog Time Base Units that pass before the Watch Alarm expires. Default is 7 X 290ms = 2s.		1
Bit 6		SWD1	WD Soft Alarm Timer Bit 1	RW			1
Bit 5		SWD0	WD Soft Alarm Timer Bit 0	RW			1
Bit 4		WD SF4	Watch Dog Safe Freq Programming bits	RW	These bits configure the safe frequency that the device returns to if the Watchdog Timer expires. The value show here corresponds to the power up default of the device. See the various Frequency Select Tables for the exact frequencies.		0
Bit 3		WD SF3		RW			0
Bit 2		WD SF2		RW			1
Bit 1		WD SF1		RW			1
Bit 0		WD SF0		RW			1

SMBus Table: CPU PLL Frequency Control Register

Byte	11	Name	Control Function	Type	0	1	Default
Bit 7		N Div2	N Divider Prog bit 2	RW	The decimal representation of M and N Divider in Byte 11 and 12 will configure the VCO frequency. Default at power up = Byte 3 Rom table. VCO Frequency = 14.318 x Ndiv(10:0)/Mdiv(5:0) .		X
Bit 6		N Div1	N Divider Prog bit 1	RW			X
Bit 5		M Div5	M Divider Programming bits	RW			X
Bit 4		M Div4		RW			X
Bit 3		M Div3		RW			X
Bit 2		M Div2		RW			X
Bit 1		M Div1		RW			X
Bit 0		M Div0		RW			X

SMBus Table: CPU PLL Frequency Control Register

Byte	12	Name	Control Function	Type	0	1	Default
Bit 7		N Div10	N Divider Programming b(10:3)	RW	The decimal representation of M and N Divider in Byte 11 and 12 will configure the VCO frequency. Default at power up = Byte 3 Rom table. VCO Frequency = 14.318 x Ndiv(10:0)/Mdiv(5:0) .		X
Bit 6		N Div9		RW			X
Bit 5		N Div8		RW			X
Bit 4		N Div7		RW			X
Bit 3		N Div6		RW			X
Bit 2		N Div5		RW			X
Bit 1		N Div4		RW			X
Bit 0		N Div3		RW			X

SMBus Table: CPU PLL Spread Spectrum Control Register

Byte	13	Name	Control Function	Type	0	1	Default
Bit 7		SSP7	Spread Spectrum Programming b(7:0)	RW	Bytes 13 and 14 set the CPU/HTT/SRC/ATIG spread percentage.Please contact ICS for the appropriate values.		X
Bit 6		SSP6		RW			X
Bit 5		SSP5		RW			X
Bit 4		SSP4		RW			X
Bit 3		SSP3		RW			X
Bit 2		SSP2		RW			X
Bit 1		SSP1		RW			X
Bit 0		SSP0		RW			X

SMBus Table: CPU PLL Spread Spectrum Control Register

Byte	14	Name	Control Function	Type	0	1	Default
Bit 7		Reserved					X
Bit 6		SSP14	Spread Spectrum Programming b(14:8)	RW	Bytes 13 and 14 set the CPU/HTT/SRC/ATIG spread percentage.Please contact ICS for the appropriate values.		X
Bit 5		SSP13		RW			X
Bit 4		SSP12		RW			X
Bit 3		SSP11		RW			X
Bit 2		SSP10		RW			X
Bit 1		SSP9		RW			X
Bit 0		SSP8		RW			X

SMBUS Table: CPU Output Divider Register

Byte	15	Name	Control Function	Type	0	1	Default
Bit 7		CPU NDiv0	LSB N Divider Programming	RW	CPU M/N programming.		X
Bit 6		Reserved					X
Bit 5		Reserved					X
Bit 4		Reserved					X
Bit 3		CPUDiv3	CPU Divider Ratio Programming Bits	RW	0000:/2 ; 0100:/4	1000:/8 ; 1100:/16	X
Bit 2		CPUDiv2		RW	0001:/3 ; 0101:/6	1001:/12 ; 1101:/24	X
Bit 1		CPUDiv1		RW	0010:/5 ; 0110:/10	1010:/20 ; 1110:/40	X
Bit 0		CPUDiv0		RW	0011:/15 ; 0111:/18	1011:/36 ; 1111:/72	X

SMBUS Table: SB_SRC Frequency Control Register

Byte	16	Name	Control Function	Type	0	1	Default
Bit 7		N Div2	N Divider Prog bit 2	RW	The decimal representation of M and N Divider in Byte 16 and 17 configure the SB_SRC VCO frequency. See M/N Calculation Tables for VCO frequency formulas.		X
Bit 6		N Div1	N Divider Prog bit 1	RW			X
Bit 5		M Div5	M Divider Programming bit (5:0)	RW			X
Bit 4		M Div4		RW			X
Bit 3		M Div3		RW			X
Bit 2		M Div2		RW			X
Bit 1		M Div1		RW			X
Bit 0		M Div0		RW			X

SMBUS Table: SB_SRC Frequency Control Register

Byte	17	Name	Control Function	Type	0	1	Default
Bit 7		N Div10	N Divider Programming Byte16 bit(7:0) and Byte15 bit(7:6)	RW	The decimal representation of M and N Divider in Byte 16 and 17 configure the SB_SRC VCO frequency. See M/N Calculation Tables for VCO frequency formulas.		X
Bit 6		N Div9		RW			X
Bit 5		N Div8		RW			X
Bit 4		N Div7		RW			X
Bit 3		N Div6		RW			X
Bit 2		N Div5		RW			X
Bit 1		N Div4		RW			X
Bit 0		N Div3		RW			X

SMBUS Table: SB_SRC Spread Spectrum Control Register

Byte	18	Name	Control Function	Type	0	1	Default
Bit 7		SSP7	Spread Spectrum Programming bit(7:0)	RW	Bytes 18 and 19 set the the SB_SRC spread percentages. Please contact ICS for the appropriate values.		X
Bit 6		SSP6		RW			X
Bit 5		SSP5		RW			X
Bit 4		SSP4		RW			X
Bit 3		SSP3		RW			X
Bit 2		SSP2		RW			X
Bit 1		SSP1		RW			X
Bit 0		SSP0		RW			X

SMBUS Table: SB_SRC Spread Spectrum Control Register

Byte	19	Name	Control Function	Type	0	1	Default
Bit 7		SSP15	Spread Spectrum Programming bit(14:8)	RW	Bytes 18 and 19 set the the SB_SRC spread percentages. Please contact ICS for the appropriate values.		X
Bit 6		SSP14		RW			X
Bit 5		SSP13		RW			X
Bit 4		SSP12		RW			X
Bit 3		SSP11		RW			X
Bit 2		SSP10		RW			X
Bit 1		SSP9		RW			X
Bit 0		SSP8		RW			X

SMBUS Table: SB_SRC Output Divider Control Register

Byte	20	Name	Control Function	Type	0	1	Default
Bit 7		SB_SRC NDiv0	LSB N Divider Programming	RW	SB_SRC M/N programming.		X
Bit 6			Reserved				X
Bit 5			Reserved				X
Bit 4			Reserved				X
Bit 3		SB_SRC Div3	SRC Divider Ratio Programming Bits	RW	0000:/2 ; 0100:/4	1000:/8 ; 1100:/16	X
Bit 2		SB_SRC Div2		RW	0001:/3 ; 0101:/6	1001:/12 ; 1101:/24	X
Bit 1		SB_SRC Div1		RW	0010:/5 ; 0110:/10	1010:/20 ; 1110:/40	X
Bit 0		SB_SRC Div0		RW	0011:/15 ; 0111:/18	1011:/36 ; 1111:/72	X

SMBus Table: Device ID register

Byte	21	Name	Control Function	Type	0	1	Default
Bit 7		Device ID7	Device ID	R	76 hex		0
Bit 6		Device ID6		R			1
Bit 5		Device ID5		R			1
Bit 4		Device ID4		R			1
Bit 3		Device ID3		R			0
Bit 2		Device ID2		R			1
Bit 1		Device ID1		R			1
Bit 0		Device ID0		R			0

SMBus Table: CLKREQ# Configuration Register

Byte	22	Name	Control Function	Type	0	1	Default
	Bit 7	CPU/HTT/SRC/ATIG M/N En	CPU/HTT/SRC/ATIG PLL M/N Prog. Enable	RW	M/N Prog. Disabled	M/N Prog. Enabled	0
	Bit 6	SB_SRC M/N En	SB_SRC M/N Prog. Enable	RW	M/N Prog. Disabled	M/N Prog. Enabled	0
	Bit 5	Reserved	Reserved	RW	-	-	0
	Bit 4	Reserved	Reserved	RW	-	-	0
	Bit 3	Reserved	Reserved	RW	-	-	0
	Bit 2	Reserved	Reserved	RW	-	-	X
	Bit 1	Reserved	Reserved	RW	-	-	X
	Bit 0	Reserved	Reserved	RW	-	-	X

SMBus Table: CLKREQ# Configuration Register


Byte	23	Name	Control Function	Type	0	1	Default
	Bit 7	Reserved	Reserved	RW	-	-	0
	Bit 6	Reserved	Reserved	RW	-	-	0
	Bit 5	Reserved	Reserved	RW	-	-	0
	Bit 4	CLKREQ4#_Enable	CLKREQ4# controls SRC4	RW	Not Controlled	Controlled	0
	Bit 3	CLKREQ3#_Enable	CLKREQ3# controls SRC3	RW	Not Controlled	Controlled	0
	Bit 2	CLKREQ2#_Enable	CLKREQ2# controls SRC2	RW	Not Controlled	Controlled	0
	Bit 1	CLKREQ1#_Enable	CLKREQ1# controls SRC1	RW	Not Controlled	Controlled	0
	Bit 0	CLKREQ0#_Enable	CLKREQ0# controls SRC0	RW	Not Controlled	Controlled	0

SMBus Table: Test Mode Configuration Register

Byte	24	Name	Control Function	Type	0	1	Default
	Bit 7	Test_Md_Sel	Selects Test Mode	RW	Normal mode	All outputs are REF/N	0
	Bit 6	DIAG Enable#	DIAG enable CPU and LCD PLL	RW	Reset forces B24[6:4,2,0] to 0	DIAG mode Enabled	0
	Bit 5	CPU PLL_LOCK signal	CPU PLL Lock Detect	R	unlocked	Locked	HW
	Bit 4	27MHz PLL_LOCK signal	27MHz PLL Lock Detect	R	unlocked	Locked	HW
	Bit 3	Fixed PLL_LOCK signal	Fixed PLL Lock Detect	R	unlocked	Locked	HW
	Bit 2	SRC PLL_LOCK signal	Fixed PLL Lock Detect	R	unlocked	Locked	HW
	Bit 1	Frequency Check	Primary PLL or external crystal Frequency Accuracy	R	Not Accurate	Accurate	HW
	Bit 0	PWRGD Status	Power on Reset Status	R	Invalid voltage levels on any of the VDDs. CKPWRGD is not asserted or external XTAL not detected.	Valid voltage levels exist on all the VDD. CKPWRGD is asserted and external XTAL is detected.	HW

SMBus Table:Slew Rate Select Register

Byte	25	Name	Control Function	Type	0	1	Default
	Bit 7	Reserved	Reserved	RW	-	-	0
	Bit 6	Reserved	Reserved	RW	-	-	0
	Bit 5	REF2_Slew Rate	Slew Rate Control	RW	These bits program the slew rate of the single ended outputs. The maximum slew rate is 1.9V/ns and the minimum slew rate is 1.1V/ns. The slew rate selection is as follows: 11 = 1.9V/ns 10 = 1.6V/ns 01 = 1.1V/ns 00 = tristated		1
	Bit 4						1
	Bit 3	REF1_Slew Rate	Slew Rate Control	RW			1
	Bit 2						1
	Bit 1	REF0_Slew Rate	Slew Rate Control	RW			1
	Bit 0						1



**THERMALLY ENHANCED, VERY THIN, FINE PITCH
QUAD FLAT / NO LEAD PLASTIC PACKAGE**

SYMBOL	64L
N	64
N _D	16
N _E	16

DIMENSIONS (mm)


SYMBOL	MIN.	MAX.
A	0.8	1.0
A1	0	0.05
A3	0.25 Reference	
b	0.18	0.3
e	0.50 BASIC	
D x E BASIC	9.00 x 9.00	
D2 MIN. / MAX.	7.00	7.25
E2 MIN. / MAX.	7.00	7.25
L MIN. / MAX.	0.30	0.50


Ordering Information

9LPRS480yKLFT

*Due to package size constraints actual top side marking may differ from the full orderable part number.

Example:





6.10 mm. Body, 0.50 mm. Pitch TSSOP
(240 mil) (20 mil)

SYMBOL	In Millimeters COMMON DIMENSIONS		In Inches COMMON DIMENSIONS	
	MIN	MAX	MIN	MAX
A	--	1.20	--	.047
A1	0.05	0.15	.002	.006
A2	0.80	1.05	.032	.041
b	0.17	0.27	.007	.011
c	0.09	0.20	.0035	.008
D	SEE VARIATIONS		SEE VARIATIONS	
E	8.10 BASIC		0.319 BASIC	
E1	6.00	6.20	.236	.244
e	0.50 BASIC		0.020 BASIC	
L	0.45	0.75	.018	.030
N	SEE VARIATIONS		SEE VARIATIONS	
α	0°	8°	0°	8°
aaa	--	0.10	--	.004

VARIATIONS

N	D mm.		D (inch)	
	MIN	MAX	MIN	MAX
64	16.90	17.10	.665	.673


Reference Doc.: JEDEC Publication 95, MO-153

10-0039

Ordering Information

9LPRS480yGLFT

Example:





Revision History

Rev.	Issue Date	Description	Page #
A	7/8/2008	Going to Release.	-
B	7/29/2008	Removed Table 4 and updated 27MHz electrical characteristics.	10-11
C	9/18/2008	Updated Input/Supply/Common Output Parameters.	12
D	2/2/2009	Changed Rs Value from 22 Ohm to 33 Ohm.	14, 15