

1/3 inch CCD Image Sensor for CCIR B/W Camera

**Description**

The ICX045BLA is an interline transfer CCD solid-state image sensor suitable for CCIR 1/3 inch B/W video cameras. High sensitivity is achieved through the adoption of HAD (Hole-Accumulation Diode) sensors.


This chip features a field integration read out system, an electronic shutter with variable charge-storage time and 20pin Cer-DIP Package.

**Features**

- High sensitivity (+4dB compare with ICX045AL) and low dark current
- Consecutive various speed shutter 1/50s. (Typ.), 1/100s. to 1/10000s.
- Low smear
- High antiblooming
- Horizontal register 5V drive
- Reset gate 5V drive

**Package Outline**

Unit : mm




**Device Structure**

- Optical size 1/3 inch format
- Number of effective pixels 500 (H) × 582 (V) Approx. 290k pixels
- Number of total pixels 537 (H) × 597 (V) Approx. 320k pixels
- Interline transfer CCD image sensor
- Chip size 6.3mm (H) × 5.4mm (V)
- Unit cell size 9.8 μm (H) × 6.3 μm (V)
- Optical black
 


|                          |                               |
|--------------------------|-------------------------------|
| Horizontal (H) direction | Front 7 pixels Rear 30 pixels |
| Vertical (V) direction   | Front 14 pixels Rear 1 pixels |
- Number of dummy bits
 

|            |                     |
|------------|---------------------|
| Horizontal | 16                  |
| Vertical   | 1 (even field only) |
- Substrate material silicon




Optical black position (Top View)

Block Diagram



Pin Configuration



Pin Description

| No. | Symbol           | Description                      | No. | Symbol          |
|-----|------------------|----------------------------------|-----|-----------------|
| 1   | NC               |                                  | 11  | V <sub>DD</sub> |
| 2   | NC               |                                  | 12  | V <sub>L</sub>  |
| 3   | V <sub>φ 4</sub> | Vertical register transfer clock | 13  | RG φ            |
| 4   | V <sub>φ 3</sub> | Vertical register transfer clock | 14  | GND             |
| 5   | V <sub>φ 2</sub> | Vertical register transfer clock | 15  | SUB             |
| 6   | V <sub>φ 1</sub> | Vertical register transfer clock | 16  | NC              |
| 7   | GND              | GND                              | 17  | H φ 1           |
| 8   | V <sub>SS</sub>  | Output amplifier source          | 18  | H φ 2           |
| 9   | V <sub>GG</sub>  | Output amplifier gate bias       | 19  | NC              |
| 10  | V <sub>OUT</sub> | Signal output                    | 20  | TP              |
|     |                  |                                  |     | TP              |

Absolute Maximum Ratings

| Item                                                   | Ratings                                                                                        | Unit        | Remarks |
|--------------------------------------------------------|------------------------------------------------------------------------------------------------|-------------|---------|
| Substrate voltage SUB-GND                              | -0.3 to +55                                                                                    | V           |         |
| Supply voltage                                         | V <sub>DD</sub> , V <sub>OUT</sub> , V <sub>SS</sub> , TP - GND                                | -0.3 to +18 | V       |
|                                                        | V <sub>DD</sub> , V <sub>OUT</sub> , V <sub>SS</sub> , TP - SUB                                | -55 to +10  | V       |
| Clock input voltage                                    | V <sub>φ 1</sub> , V <sub>φ 2</sub> , V <sub>φ 3</sub> , V <sub>φ 4</sub> , H φ 1, H φ 2 - GND | -15 to +20  | V       |
|                                                        | V <sub>φ 1</sub> , V <sub>φ 2</sub> , V <sub>φ 3</sub> , V <sub>φ 4</sub> , H φ 1, H φ 2 - SUB | -65 to +10  | V       |
| Voltage difference between vertical clock input pins   | to+15                                                                                          | V           | *       |
| Voltage difference between horizontal clock input pins | to+17                                                                                          | V           |         |
| H φ 1, H φ 2 - V φ 4                                   | -17 to +17                                                                                     | V           |         |
| RG, V <sub>GG</sub> - GND                              | -10 to +15                                                                                     | V           |         |
| RG, V <sub>GG</sub> - SUB                              | -55 to +10                                                                                     | V           |         |
| V <sub>L</sub> - SUB                                   | -65 to +0.3                                                                                    | V           |         |
| Beside GND, SUB-V <sub>L</sub>                         | -0.3 to +30                                                                                    | V           |         |
| Storage temperature                                    | -30 to +80                                                                                     | °C          |         |
| Operating temperature                                  | -10 to +60                                                                                     | °C          |         |

\* +27V (Max.) when clock width < 10 μs, duty factor < 0.1%.

## Bias Conditions

| Item                                                        | Symbol             | Min.                             | Typ. | Max.  | Unit | Remarks |
|-------------------------------------------------------------|--------------------|----------------------------------|------|-------|------|---------|
| Output amplifier drain voltage                              | V <sub>DD</sub>    | 14.55                            | 15.0 | 15.45 | V    |         |
| Output amplifier gate voltage                               | V <sub>GG</sub>    | 1.75                             | 2.0  | 2.25  | V    |         |
| Output amplifier source                                     | V <sub>SS</sub>    | Ground through<br>680 Ω resistor |      |       |      | ± 5%    |
| Substrate voltage adjustment range                          | V <sub>SUB</sub>   | 9.0                              |      | 18.5  | V    | * 1     |
| Fluctuation range after substrate voltage adjustment        | Δ V <sub>SUB</sub> | -3                               |      | +3    | %    |         |
| Reset gate clock voltage adjustment range                   | V <sub>RGL</sub>   | 1.0                              |      | 4.0   | V    | * 1     |
| Fluctuation range after reset gate clock voltage adjustment | Δ V <sub>RGL</sub> | -3                               |      | +3    | %    |         |
| Protective transistor bias                                  | V <sub>L</sub>     | * 2                              |      |       |      |         |
| Input bias                                                  | TP                 | 14.55                            | 15.0 | 15.45 | V    |         |


## DC Characteristics

| Item                           | Symbol           | Min. | Typ. | Max. | Unit | Remarks |
|--------------------------------|------------------|------|------|------|------|---------|
| Output amplifier drain current | I <sub>DD</sub>  |      | 3    |      | mA   |         |
| Input current                  | I <sub>IN1</sub> |      |      | 1    | μA   | * 3     |
| Input current                  | I <sub>IN2</sub> |      |      | 10   | μA   | * 4     |

- \* 1 Substrate voltage (V<sub>SUB</sub>) • reset gate clock voltage (V<sub>RGL</sub>) setting value display.  
Setting values of substrate voltage and reset gate clock voltage are displayed at the back of the device through a code address. Adjust substrate voltage (V<sub>SUB</sub>) and reset gate clock voltage (V<sub>RGL</sub>) to the displayed voltage. Fluctuation range after adjustment is ± 3%.

V<sub>SUB</sub> code address—1 digit display

V<sub>RGL</sub> code address—1 digit display



Code addresses and actual numerical values correspond to each other as follows.

| V <sub>RGL</sub> address code | 1   | 2   | 3   | 4   | 5   | 6   | 7   |
|-------------------------------|-----|-----|-----|-----|-----|-----|-----|
| Numerical value               | 1.0 | 1.5 | 2.0 | 2.5 | 3.0 | 3.5 | 4.0 |

| V <sub>SUB</sub> address code | E   | f   | G    | h    | J    | K    | L    | m    | N    | P    | Q    | R    | S    | T    | U    | V    | W    | X    | Y    | Z    |
|-------------------------------|-----|-----|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| Numerical value               | 9.0 | 9.5 | 10.0 | 10.5 | 11.0 | 11.5 | 12.0 | 12.5 | 13.0 | 13.5 | 14.0 | 14.5 | 15.0 | 15.5 | 16.0 | 16.5 | 17.0 | 17.5 | 18.0 | 18.5 |

<Example> "5L" → V<sub>RGL</sub>=3.0V  
V<sub>SUB</sub>=12.0V

- \* 2 V<sub>L</sub> setting is the V<sub>L</sub> voltage of the vertical transfer clock waveform.

- \* 3 1. Current to each pin when 18V is applied to  $V_{DD}$ ,  $V_{out}$ ,  $V_{SS}$ , SUB, and TP pins, while pins that are not tested are grounded.
- 2. Current to each pins when 20V is applied sequentially to  $V_{\phi 1}$ ,  $V_{\phi 2}$ ,  $V_{\phi 3}$ ,  $V_{\phi 4}$ ,  $H_{\phi 1}$  and  $H_{\phi 2}$ , while pins that are not tested are grounded. However, 20V is applied to SUB.
- 3. Current to each pins when 15V is applied sequentially to pins RG and  $V_{GG}$ , while pins that are not tested are grounded. However, 15V is applied to SUB.
- 4. Current to  $V_L$  pin when it is grounded, while 30V is applied to all pins except pins that are not tested. However, GND and SUB pins are kept open.
- \* 4 Current to SUB pin when 55V is applied to SUB pin, while pins that are not tested are grounded.

**Clock Voltage Conditions**


| Item                              | Symbol                                   | Min.  | Typ. | Max.  | Unit | Waveform diagram | Remarks                                           |
|-----------------------------------|------------------------------------------|-------|------|-------|------|------------------|---------------------------------------------------|
| Read out clock voltage            | $V_{VT}$                                 | 14.55 | 15.0 | 15.45 | V    | 1                |                                                   |
| Vertical transfer clock voltage   | $V_{VH1}, V_{VH2}$<br>$V_{VH3}, V_{VH4}$ | -0.2  | 0    | 0.1   | V    | 2                | $V_{VH} = (V_{VH1} + V_{VH2}) / 2$                |
|                                   | $V_{VL1}, V_{VL2}$<br>$V_{VL3}, V_{VL4}$ | -9.6  | -9.0 | -8.5  | V    | 2                | $V_{VL} = (V_{VL3} + V_{VL4}) / 2$                |
|                                   | $V_{\phi v}$                             | 8.3   | 9.0  | 9.7   | V    | 2                | $V_{\phi v} = V_{VHN} - V_{VLN}$<br>( $n=1$ to 4) |
|                                   | $ V_{VH1} - V_{VH2} $                    |       |      | 0.1   | V    | 2                |                                                   |
|                                   | $V_{VH3} - V_{VH}$                       | -0.25 |      | 0.1   | V    | 2                |                                                   |
|                                   | $V_{VH4} - V_{VH}$                       | -0.25 |      | 0.1   | V    | 2                |                                                   |
|                                   | $V_{VHH}$                                |       |      | 0.5   | V    | 2                | High level coupling                               |
|                                   | $V_{VHL}$                                |       |      | 0.5   | V    | 2                | High level coupling                               |
|                                   | $V_{VLH}$                                |       |      | 0.5   | V    | 2                | Low level coupling                                |
|                                   | $V_{VLL}$                                |       |      | 0.5   | V    | 2                | Low level coupling                                |
| Horizontal transfer clock voltage | $V_{\phi H}$                             | 4.75  | 5.0  | 5.25  | V    | 3                |                                                   |
|                                   | $V_{HL}$                                 | -0.05 | 0    | 0.05  | V    | 3                |                                                   |
| Reset gate clock voltage          | $V_{\phi RG}$                            | 4.5   | 5.0  | 5.5   | V    | 4                | *                                                 |
|                                   | $V_{RGLH} - V_{RGLL}$                    |       |      | 0.8   | V    | 4                | Low level coupling                                |
| Substrate clock voltage           | $V_{\phi SUB}$                           | 23.0  | 24.0 | 25.0  | V    | 5                |                                                   |

\* No adjustment of reset gate clock voltage is necessary when reset gate clock is driven as indicated below. In this case, reset gate clock voltage set point displayed on back of image sensor has no meaning.


| Item                     | Symbol        | Min. | Typ. | Max. | Unit | Waveform diagram | Remarks |
|--------------------------|---------------|------|------|------|------|------------------|---------|
| Reset gate clock voltage | $V_{RGL}$     | -0.1 | 0    | 0.1  | V    | 4                |         |
|                          | $V_{\phi RG}$ | 8.5  | 9.0  | 9.5  | V    | 4                |         |

**Clock Equivalent Circuit Constant**

| Item                                                  | Symbol                       | Min. | Typ. | Max. | Unit     | Remarks |
|-------------------------------------------------------|------------------------------|------|------|------|----------|---------|
| Capacitance between vertical transfer clock and GND   | $C \phi_{v1}, C \phi_{v3}$   |      | 820  |      | pF       |         |
|                                                       | $C \phi_{v2}, C \phi_{v4}$   |      | 1000 |      | pF       |         |
| Capacitance between vertical transfer clocks          | $C \phi_{v12}, C \phi_{v34}$ |      | 680  |      | pF       |         |
|                                                       | $C \phi_{v23}, C \phi_{v41}$ |      | 470  |      | pF       |         |
| Capacitance between horizontal transfer clock and GND | $C \phi_{H1}, C \phi_{H2}$   |      | 40   |      | pF       |         |
| Capacitance between horizontal transfer clocks        | $C \phi_{HH}$                |      | 40   |      | pF       |         |
| Capacitance between reset gate clock and GND          | $C \phi_{RG}$                |      | 5    |      | pF       |         |
| Capacitance between substrate clock and GND           | $C \phi_{SUB}$               |      | 270  |      | pF       |         |
| Vertical transfer clock serial resistor               | $R_1, R_2, R_3, R_4$         |      | 80   |      | $\Omega$ |         |
| Vertical transfer clock ground resistor               | $R_{GND}$                    |      | 15   |      | $\Omega$ |         |
| Horizontal transfer clock serial resistor             | $R \phi_H$                   |      | 20   |      | $\Omega$ |         |




**Vertical transfer clock equivalent circuit**




**Horizontal transfer clock equivalent circuit**

Drive Clock Waveform Conditions


(1) Read out clock waveform




(2) Vertical transfer clock waveform



(3) Horizontal transfer clock waveform diagram



(4) Reset gate clock waveform diagram



$V_{RGLH}$  is the maximum value and  $V_{RGLL}$  the minimum value of the coupling waveform in the period from Point A in the diagram above to RG rise.


$V_{RGL}$  is the mean value for  $V_{RGLH}$  and  $V_{RGLL}$ .

$$V_{RGL} = (V_{RGLH} + V_{RGLL}) / 2$$

$V_{RGH}$  is the minimum value for  $t_{wh}$  period.

$$V_{\phi RG} = V_{RGH} - V_{RGL}$$

(5) Substrate clock waveform



## Clock Switching Characteristics

| Item                      | Symbol                               | twh  |      |      | twl  |      |      | tr    |      |      | tf    |       |      | Unit    | Remarks                            |
|---------------------------|--------------------------------------|------|------|------|------|------|------|-------|------|------|-------|-------|------|---------|------------------------------------|
|                           |                                      | Min. | Typ. | Max. | Min. | Typ. | Max. | Min.  | Typ. | Max. | Min.  | Typ.  | Max. |         |                                    |
| Read out clock            | $V_T$                                | 2.3  | 2.5  |      |      |      |      |       | 0.5  |      |       | 0.5   |      | $\mu s$ | During read out                    |
| Vertical transfer clock   | $V\phi_1, V\phi_2, V\phi_3, V\phi_4$ |      |      |      |      |      |      |       |      |      | 0.015 |       | 0.25 | $\mu s$ | *1                                 |
| Horizontal transfer clock | $H\phi$                              | 37   | 41   |      | 38   | 42   |      |       | 12   | 15   | *2    | 10    | 15   | ns      | During imaging                     |
| Horizontal transfer clock | $H\phi_1$                            |      | 5.6  |      |      |      |      | 0.012 |      |      |       | 0.012 |      | $\mu s$ | During parallel serial conversion. |
| Horizontal transfer clock | $H\phi_2$                            |      |      |      |      | 5.6  |      | 0.012 |      |      |       | 0.012 |      | $\mu s$ |                                    |
| Reset gate clock          | $\phi_{RG}$                          | 11   | 15   |      | 75   | 79   |      |       | 6.5  |      |       | 4.5   |      | ns      |                                    |
| Substrate clock           | $\phi_{SUB}$                         | 1.5  | 2.0  |      |      |      |      |       |      | 0.5  |       |       | 0.5  | $\mu s$ | During charge drain.               |

\*1 When vertical transfer clock driver CXD1250 is in use.

\*2  $t_f \geq t_r - 2 \text{ ns}$



Image Sensor Characteristics

(Ta=25 °C)

| Item                 | Symbol       | Min. | Typ.  | Max.  | Unit | Test method | Remarks       |
|----------------------|--------------|------|-------|-------|------|-------------|---------------|
| Sensitivity          | S            | 260  | 320   |       | mV   | 1           |               |
| Saturation signal    | Vsat         | 540  |       |       | mV   | 2           | Ta=60 °C      |
| Smear                | Sm           |      | 0.007 | 0.012 | %    | 3           |               |
| Video signal shading | SH           |      |       | 20    | %    | 4           | Zone 0, I     |
|                      |              |      |       | 25    | %    | 4           | Zone 0 to II' |
| Dark signal          | Vdt          |      |       | 2     | mV   | 5           | Ta=60 °C      |
| Dark signal shading  | $\Delta$ Vdt |      |       | 1     | mV   | 6           | Ta=60 °C      |
| Flicker              | F            |      |       | 2     | %    | 7           |               |
| Lag                  | Lag          |      |       | 0.5   | %    | 8           |               |

Zone Chart of Video Signal Shading




Image Sensor Characteristics Test Method

◎ Test conditions

- ① Through the following tests the substrate voltage and reset gate clock voltage are set to the value displayed on the device, while the device drive conditions are at the typical value of the bias and clock voltage conditions.
- ② Through the following tests defects are excluded and, unless otherwise specified, the optical black level (Hence forth referred to as OB) is set as the reference for the signal output which is taken as the signal output or the chroma signal output of the testing system.

### ◎ Definition of standard imaging conditions

- ① Standard imaging condition I: (As imaging device) Use a pattern box (luminance 706 cd/m<sup>2</sup>, color temperature 3200K Halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t=1.0mm) as IR cut filter and image at F8.
- ② Standard imaging condition II: Image a light source (color temperature of 3200K) which uniformity of brightness is within 2% at all angles. Use a testing standard lens with CM500S (t=1.0mm) as IR cut filter. The light intensity is adjusted to the value indicated in each testing item by lens diaphragm.

#### 1. Sensitivity

Set to standard image condition I. After selecting the electronic shutter mode at a 1/250s. shutter speed, measure the signal (Vs) at the center of the screen and substitute in the following formula.

$$S = V_s \times \frac{250}{50}$$

#### 2. Saturation signal

Set to standard imaging condition II. Adjust light intensity to 10 times that of signal output average value (VA=180mV), then test signal minimum value.

#### 3. Smear

Set to standard imaging condition II. Adjust light intensity to 500 times that of signal output average value (VA=180mV). Stop read out clock. When the charge drain executed by the electronic shutter at the respective H blankings takes place, test the maximum value VSm of signal output.

$$S_m = \frac{V_{Sm}}{V_A} \times \frac{1}{500} \times \frac{1}{10} \times 100 (\%) (1/10V)$$

#### 4. Video signal shading

Set to standard imaging condition II. Adjust light intensity to signal output average value (VA=180mV) with lens diaphragm at F5.6 to F8. Then test maximum (Vmax) and minimum (Vmin) values of signal.

$$SH = (V_{max} - V_{min}) / V_A \times 100 (\%)$$

#### 5. Dark signal

Test signal output average value Vdt when the device ambient temperature is at 60°C and light is obstructed with horizontal idle transfer level as reference.

#### 6. Dark signal shading

Following 5, test maximum (Vdmax) and minimum (Vdmin) values of dark signal output.

$$\Delta Vdt = Vd_{max} - Vd_{min}$$

#### 7. Flicker


Set to standard imaging condition II. Adjust light intensity to signal output average value (VA=180mV). Then test the signal difference (Δ Vf) between even field and odd field.

$$F = (\Delta Vf / V_A) \times 100 (\%)$$


8. Residual image

Adjust signal output value ( $V_s$ ) by strobe light to 200mV. Then light a stroboscopic tube with the following timing and test the residual image ( $V_{lag}$ ).

$$\text{Lag} = (V_{lag} / V_s) \times 100 (\%)$$




Drive Circuit




**Spectral Sensitivity Characteristics**


(Excluding light source characteristics, including lens characteristics)




**Sensor Read Out Clock Timing Chart**



Drive Timing Chart (Vertical sync)



Drive Timing Chart (Horizontal sync)



(During electronic shutter operation)

## Handling Instructions

- 1) Static charge prevention  
CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.
  - a) Either handle bare handed or use non chargeable gloves, clothes or material. Also use conductive shoes.
  - b) When handling directly use an earth band.
  - c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
  - d) Ionized air is recommended for discharge when handling CCD image sensor.
  - e) For the shipment of mounted substrates use boxes treated for the prevention of static charges.
- 2) Soldering
  - a) Make sure the package temperature does not exceed 80 °C .
  - b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a grounded 30W soldering iron and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
  - c) To dismount an imaging device do not use a solder suction equipment. When using an electric desoldering tool use a thermal controller of the zero cross On/Off type and connect to ground.
- 3) Dust and dirt protection
  - a) Operate in clean environments (around class 1000 will be appropriate).
  - b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface blow it off with an air blow. (For dirt stuck through static electricity ionized air is recommended)
  - c) Clean with a cotton bud and ethyl alcohol if the glass surface is grease stained. Be careful not to scratch the glass.
  - d) Keep in case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
  - e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.
- 4) Do not expose to strong light (sun rays) for long periods.
- 5) Exposure to high temperatures or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
- 6) CCD image sensor are precise optical equipment that should not be subject to mechanical shocks.