

**Diagonal 8mm (Type 1/2) Progressive Scan CCD Image Sensor with Square Pixel for Color Cameras**

**Description**

The ICX415AQ is a diagonal 8mm (Type 1/2) interline CCD solid-state image sensor with a square pixel array. Progressive scan allows all pixel's signals to be output independently within approximately 1/50 second. This chip features an electronic shutter with variable charge-storage time which makes it possible to realize full-frame still image without a mechanical shutter. High resolution and high color reproductivity are achieved through the use of R, G, B primary color mosaic filters. Further, high sensitivity and low dark current are achieved through the adoption of HAD (Hole-Accumulation Diode) sensors.



This chip is suitable for applications such as FA and surveillance cameras.

**Features**

- Progressive scan allows individual readout of the image signals from all pixels.
- High vertical resolution still images without a mechanical shutter
- Square pixel
- Horizontal drive frequency: 29.5MHz
- R, G, B primary color mosaic filters on chip
- No voltage adjustments (reset gate and substrate bias are not adjusted.)
- High resolution, low dark current, high color reproductivity, high sensitivity
- Continuous variable-speed shutter
- Low smear
- Excellent anti-blooming characteristics

**Device Structure**

- Interline CCD image sensor
- Image size: Diagonal 8mm (Type 1/2)
- Number of effective pixels: 782 (H) × 582 (V) approx. 460K pixels
- Total number of pixels: 823 (H) × 592 (V) approx. 490K pixels
- Chip size: 7.48mm (H) × 6.15mm (V)
- Unit cell size: 8.3μm (H) × 8.3μm (V)
- Optical black: Horizontal (H) direction: Front 3 pixels, rear 38 pixels  
Vertical (V) direction: Front 8 pixels, rear 2 pixels
- Number of dummy bits: Horizontal 19  
Vertical 5
- Substrate material: Silicon



**Optical black position (Top View)**

**WfineCCD™**


\* Wfine CCD is trademark of Sony corporation.

Represents a CCD adopting progressive scan, primary color filter and square pixel.

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram and Pin Configuration

(Top View)



Pin Description

| Pin No. | Symbol           | Description                         | Pin No. | Symbol           | Description                                         |
|---------|------------------|-------------------------------------|---------|------------------|-----------------------------------------------------|
| 1       | NC               |                                     | 12      | V <sub>DD</sub>  | Supply voltage                                      |
| 2       | NC               |                                     | 13      | φ <sub>RG</sub>  | Reset gate clock                                    |
| 3       | V <sub>φ3</sub>  | Vertical register transfer clock    | 14      | V <sub>L</sub>   | Protective transistor bias                          |
| 4       | V <sub>φ2</sub>  | Vertical register transfer clock    | 15      | φ <sub>SUB</sub> | Substrate clock                                     |
| 5       | V <sub>φ1</sub>  | Vertical register transfer clock    | 16      | H <sub>φ1</sub>  | Horizontal register transfer clock                  |
| 6       | NC               |                                     | 17      | H <sub>φ2</sub>  | Horizontal register transfer clock                  |
| 7       | GND              | GND                                 | 18      | NC               |                                                     |
| 8       | NC               |                                     | 19      | NC               |                                                     |
| 9       | V <sub>OUT</sub> | Signal output                       | 20      | C <sub>SUB</sub> | Substrate bias* <sup>2</sup>                        |
| 10      | C <sub>GG</sub>  | Output amplifier gate* <sup>1</sup> | 21      | SUBCIR           | Supply voltage for the substrate voltage generation |
| 11      | NC               |                                     | 22      | NC               |                                                     |

\*<sup>1</sup> DC bias is applied within the CCD, so that this pin should be grounded externally through a capacitance of 1μF or more.

\*<sup>2</sup> DC bias is applied within the CCD, so that this pin should be grounded externally through a capacitance of 0.1μF or more.

## Absolute Maximum Ratings

| Item                                                   |                                                       | Ratings       | Unit | Remarks |
|--------------------------------------------------------|-------------------------------------------------------|---------------|------|---------|
| Substrate clock $\phi$ SUB – GND                       |                                                       | –0.3 to +55   | V    |         |
| Supply voltage                                         | $V_{DD}$ , $V_{OUT}$ , $C_{GG}$ , SUBCIR – GND        | –0.3 to +18   | V    |         |
|                                                        | $V_{DD}$ , $V_{OUT}$ , $C_{GG}$ , SUBCIR – $\phi$ SUB | –55 to +10    | V    |         |
| Clock input voltage                                    | $V\phi_1$ , $V\phi_2$ , $V\phi_3$ – GND               | –15 to +20    | V    |         |
|                                                        | $V\phi_1$ , $V\phi_2$ , $V\phi_3$ – $\phi$ SUB        | to +10        | V    |         |
| Voltage difference between vertical clock input pins   |                                                       | to +15        | V    | *1      |
| Voltage difference between horizontal clock input pins |                                                       | to +17        | V    |         |
| $H\phi_1$ , $H\phi_2$ – $V\phi_3$                      |                                                       | –16 to +16    | V    |         |
| $H\phi_1$ , $H\phi_2$ – GND                            |                                                       | –10 to +15    | V    |         |
| $H\phi_1$ , $H\phi_2$ – $\phi$ SUB                     |                                                       | –55 to +10    | V    |         |
| $V_L$ – $\phi$ SUB                                     |                                                       | –65 to +0.3   | V    |         |
| $V\phi_2$ , $V\phi_3$ – $V_L$                          |                                                       | –0.3 to +27.5 | V    |         |
| RG – GND                                               |                                                       | –0.3 to +22.5 | V    |         |
| $V\phi_1$ , $H\phi_1$ , $H\phi_2$ , GND – $V_L$        |                                                       | –0.3 to +17.5 | V    |         |
| Storage temperature                                    |                                                       | –30 to +80    | °C   |         |
| Performance guarantee temperature                      |                                                       | –10 to +60    | °C   |         |
| Operating temperature                                  |                                                       | –10 to +75    | °C   |         |

\*1 +27V (Max.) when clock width < 10 $\mu$ s, clock duty factor < 0.1%.  
+16V (Max.) is guaranteed for power-on and power-off.

**Bias Conditions**


| Item                       | Symbol           | Min.  | Typ. | Max.  | Unit | Remarks |
|----------------------------|------------------|-------|------|-------|------|---------|
| Supply voltage             | V <sub>DD</sub>  | 14.55 | 15.0 | 15.45 | V    |         |
| Protective transistor bias | V <sub>L</sub>   | *1    |      |       |      |         |
| Substrate clock            | φ <sub>SUB</sub> | *2    |      |       |      |         |
| Reset gate clock           | φ <sub>RG</sub>  | *3    |      |       |      |         |

\*1 V<sub>L</sub> setting is the V<sub>VL</sub> voltage of the vertical transfer clock waveform, or the same voltage as the V<sub>L</sub> power supply for the V driver should be used.

\*2 Indications of substrate voltage setting value

Set SUBCIR pin to open when applying a DC bias the substrate clock pin.

Adjust the substrate voltage because the setting value of the substrate voltage is indicated on the back of image sensor by a special code when applying a DC bias the substrate clock pin.



The integer portion of the code and the actual value correspond to each other as follows.

|                         |   |   |   |   |   |    |    |    |
|-------------------------|---|---|---|---|---|----|----|----|
| Integer portion of code | A | C | d | E | f | G  | h  | J  |
| Value                   | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |

[Example] "A5" → V<sub>SUB</sub> = 5.5V

\*3 Do not apply a DC bias to the reset gate clock pins, because a DC bias is generated within the CCD.

**DC Characteristics**


| Item           | Symbol          | Min. | Typ. | Max. | Unit | Remarks |
|----------------|-----------------|------|------|------|------|---------|
| Supply current | I <sub>DD</sub> | 4.0  | 7.0  | 9.0  | mA   |         |

## Clock Voltage Conditions


| Item                              | Symbol                               | Min.  | Typ. | Max.  | Unit | Waveform Diagram | Remarks                                               |
|-----------------------------------|--------------------------------------|-------|------|-------|------|------------------|-------------------------------------------------------|
| Readout clock voltage             | $V_{VT}$                             | 14.55 | 15.0 | 15.45 | V    | 1                |                                                       |
| Vertical transfer clock voltage   | $V_{VH02}$                           | -0.05 | 0    | 0.05  | V    | 2                | $V_{VH} = V_{VH02}$                                   |
|                                   | $V_{VH1}, V_{VH2}, V_{VH3}$          | -0.2  | 0    | 0.05  | V    | 2                |                                                       |
|                                   | $V_{VL1}, V_{VL2}, V_{VL3}$          | -7.8  | -7.5 | -7.2  | V    | 2                | $V_{VL} = (V_{VL1} + V_{VL3})/2$<br>(During 29.5MHz)  |
|                                   | $V_{VL1}, V_{VL2}, V_{VL3}$          | -8.0  | -7.5 | -7.0  | V    | 2                | $V_{VL} = (V_{VL1} + V_{VL3})/2$<br>(During 14.75MHz) |
|                                   | $V_{\phi 1}, V_{\phi 2}, V_{\phi 3}$ | 6.8   | 7.5  | 8.05  | V    | 2                |                                                       |
|                                   | $ V_{VL1} - V_{VL3} $                |       |      | 0.1   | V    | 2                |                                                       |
|                                   | $V_{VHH}$                            |       |      | 0.5   | V    | 2                | High-level coupling                                   |
|                                   | $V_{VHL}$                            |       |      | 0.5   | V    | 2                | High-level coupling                                   |
|                                   | $V_{VLH}$                            |       |      | 0.5   | V    | 2                | Low-level coupling                                    |
|                                   | $V_{VLL}$                            |       |      | 0.5   | V    | 2                | Low-level coupling                                    |
| Horizontal transfer clock voltage | $V_{\phi H}$                         | 4.75  | 5.0  | 5.25  | V    | 3                |                                                       |
|                                   | $V_{HL}$                             | -0.05 | 0    | 0.05  | V    | 3                |                                                       |
|                                   | $V_{CR}$                             | 0.8   | 2.5  |       | V    | 3                | Cross-point voltage                                   |
| Reset gate clock voltage          | $V_{\phi RG}$                        | 4.5   | 5.0  | 5.5   | V    | 4                |                                                       |
|                                   | $V_{RGLH} - V_{RGLL}$                |       |      | 0.8   | V    | 4                | Low-level coupling                                    |
|                                   | $V_{RGL} - V_{RGLm}$                 |       |      | 0.5   | V    | 4                | Low-level coupling                                    |
| Substrate clock voltage           | $V_{\phi SUB}$                       | 21.5  | 22.5 | 23.5  | V    | 5                |                                                       |

**Clock Equivalent Circuit Constants**


| Item                                                  | Symbol                     | Min. | Typ. | Max. | Unit     | Remarks |
|-------------------------------------------------------|----------------------------|------|------|------|----------|---------|
| Capacitance between vertical transfer clock and GND   | $C_{\phi V1}$              |      | 3900 |      | pF       |         |
|                                                       | $C_{\phi V2}$              |      | 3300 |      | pF       |         |
|                                                       | $C_{\phi V3}$              |      | 3300 |      | pF       |         |
| Capacitance between vertical transfer clocks          | $C_{\phi V12}$             |      | 2200 |      | pF       |         |
|                                                       | $C_{\phi V23}$             |      | 2200 |      | pF       |         |
|                                                       | $C_{\phi V31}$             |      | 1800 |      | pF       |         |
| Capacitance between horizontal transfer clock and GND | $C_{\phi H1}, C_{\phi H2}$ |      | 47   |      | pF       |         |
| Capacitance between horizontal transfer clocks        | $C_{\phi HH}$              |      | 30   |      | pF       |         |
| Capacitance between reset gate clock and GND          | $C_{\phi RG}$              |      | 6    |      | pF       |         |
| Capacitance between substrate clock and GND           | $C_{\phi SUB}$             |      | 390  |      | pF       |         |
| Vertical transfer clock series resistor               | $R_1, R_2$                 |      | 27   |      | $\Omega$ |         |
|                                                       | $R_3$                      |      | 22   |      | $\Omega$ |         |
|                                                       | $R_{GND}$                  |      | 100  |      | $\Omega$ |         |
| Horizontal transfer clock series resistor             | $R_{\phi H1}, R_{\phi H2}$ |      | 16   |      | $\Omega$ |         |
| Reset gate clock series resistor                      | $R_{\phi RG}$              |      | 39   |      | $\Omega$ |         |



**Vertical transfer clock equivalent circuit**




**Horizontal transfer clock equivalent circuit**



**Reset gate clock equivalent circuit**


Drive Clock Waveform Conditions

(1) Readout clock waveform



Note) Readout clock is used by composing vertical transfer clocks  $V\phi_2$  and  $V\phi_3$ .


(2) Vertical transfer clock waveform



$$\begin{aligned}
 V_{VH} &= V_{VH02} \\
 V_{VL} &= (V_{VL01} + V_{VL03})/2 \\
 V_{VL3} &= V_{VL03}
 \end{aligned}$$


$$\begin{aligned}
 V\phi_1 &= V_{VH1} - V_{VL01} \\
 V\phi_2 &= V_{VH02} - V_{VL2} \\
 V\phi_3 &= V_{VH3} - V_{VL03}
 \end{aligned}$$

**(3) Horizontal transfer clock waveform**



Cross-point voltage for the  $H\phi_1$  rising side of the horizontal transfer clocks  $H\phi_1$  and  $H\phi_2$  waveforms is  $V_{CR}$ . The overlap period for  $t_{wh}$  and  $t_{wl}$  of horizontal transfer clocks  $H\phi_1$  and  $H\phi_2$  is  $t_{two}$ .

**(4) Reset gate clock waveform**



$V_{RGLH}$  is the maximum value and  $V_{RGLL}$  is the minimum value of the coupling waveform during the period from Point A in the above diagram until the rising edge of RG. In addition,  $V_{RGL}$  is the average value of  $V_{RGLH}$  and  $V_{RGLL}$ .


$$V_{RGL} = (V_{RGLH} + V_{RGLL})/2$$

Assuming  $V_{RGH}$  is the minimum value during the interval  $t_{wh}$ , then:

$$V_{\phi RG} = V_{RGH} - V_{RGL}$$

Negative overshoot level during the falling edge of RG is  $V_{RGLm}$ .

**(5) Substrate clock waveform**





**Clock Switching Characteristics** (Horizontal drive frequency: 29.5MHz)

| Item                      | Symbol                                              | twh  |      |      | twl  |      |      | tr   |      |      | tf   |      |      | Unit | Remarks              |
|---------------------------|-----------------------------------------------------|------|------|------|------|------|------|------|------|------|------|------|------|------|----------------------|
|                           |                                                     | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |      |                      |
| Readout clock             | V <sub>T</sub>                                      | 2.3  | 2.5  |      |      |      |      |      | 0.5  |      |      | 0.5  |      | μs   | During readout       |
| Vertical transfer clock   | V <sub>φ1</sub> , V <sub>φ2</sub> , V <sub>φ3</sub> |      |      |      |      |      |      |      |      |      | 15   |      | 250  | ns   | When using CXD3400N  |
| Horizontal transfer clock | H <sub>φ1</sub>                                     | 9.5  | 12.0 |      | 9.5  | 12.0 |      |      | 5.0  | 7.5  |      | 5.0  | 7.5  | ns   | tf ≥ tr – 2ns        |
|                           | H <sub>φ2</sub>                                     | 9.5  | 12.0 |      | 9.5  | 12.0 |      |      | 5.0  | 7.5  |      | 5.0  | 7.5  |      |                      |
| Reset gate clock          | φRG                                                 | 4    | 7    |      |      | 22   |      |      | 2    |      |      | 3    |      | ns   |                      |
| Substrate clock           | φSUB                                                | 0.7  | 0.8  |      |      |      |      |      |      | 0.5  |      |      | 0.5  | μs   | When draining charge |

| Item                      | Symbol                            | two  |      |      | Unit | Remarks |
|---------------------------|-----------------------------------|------|------|------|------|---------|
|                           |                                   | Min. | Typ. | Max. |      |         |
| Horizontal transfer clock | H <sub>φ1</sub> , H <sub>φ2</sub> | 7.5  | 9.5  |      | ns   | *1      |

**Clock Switching Characteristics** (Horizontal drive frequency: 14.75MHz)

| Item                      | Symbol                                              | twh  |      |      | twl  |      |      | tr   |      |      | tf   |      |      | Unit | Remarks              |
|---------------------------|-----------------------------------------------------|------|------|------|------|------|------|------|------|------|------|------|------|------|----------------------|
|                           |                                                     | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |      |                      |
| Readout clock             | V <sub>T</sub>                                      | 4.6  | 5.0  |      |      |      |      |      | 0.5  |      |      | 0.5  |      | μs   | During readout       |
| Vertical transfer clock   | V <sub>φ1</sub> , V <sub>φ2</sub> , V <sub>φ3</sub> |      |      |      |      |      |      |      |      |      | 15   |      | 350  | ns   | When using CXD3400N  |
| Horizontal transfer clock | H <sub>φ1</sub>                                     | 18   | 23   |      | 21   | 26   |      |      | 10   | 17.5 |      | 10   | 17.5 | ns   | tf ≥ tr – 2ns        |
|                           | H <sub>φ2</sub>                                     | 21   | 26   |      | 18   | 23   |      |      | 10   | 15   |      | 10   | 15   |      |                      |
| Reset gate clock          | φRG                                                 | 11   | 14   |      |      | 49   |      |      | 2    |      |      | 2    |      | ns   |                      |
| Substrate clock           | φSUB                                                | 1.4  | 1.6  |      |      |      |      |      |      | 0.5  |      |      | 0.4  | μs   | When draining charge |

| Item                      | Symbol                            | two  |      |      | Unit | Remarks |
|---------------------------|-----------------------------------|------|------|------|------|---------|
|                           |                                   | Min. | Typ. | Max. |      |         |
| Horizontal transfer clock | H <sub>φ1</sub> , H <sub>φ2</sub> | 20   | 24   |      | ns   | *1      |

\*1 The overlap period of twh and twl of horizontal transfer clocks H<sub>φ1</sub> and H<sub>φ2</sub> is two.


Image Sensor Characteristics

(Ta = 25°C)


| Item                                     | Symbol       | Min. | Typ. | Max. | Unit | Measurement method | Remarks                             |
|------------------------------------------|--------------|------|------|------|------|--------------------|-------------------------------------|
| G Sensitivity                            | Sg           | 570  | 720  | 940  | mV   | 1                  | 1/25s accumulation conversion value |
| Sensitivity comparison                   | Rr           | 0.4  | 0.55 | 0.7  |      | 1                  |                                     |
|                                          | Rb           | 0.3  | 0.45 | 0.6  |      | 1                  |                                     |
| Saturation signal                        | Vsat         | 375  |      |      | mV   | 2                  | Ta = 60°C                           |
| Smear                                    | Sm           |      | -100 | -92  | dB   | 3                  |                                     |
| Video signal shading                     | SHg          |      |      | 25   | %    | 4                  | Zone 0                              |
| Uniformity between video signal channels | $\Delta$ Srg |      |      | 8    | %    | 5                  |                                     |
|                                          | $\Delta$ Sbg |      |      | 8    | %    | 5                  |                                     |
| Dark signal                              | Vdt          |      |      | 2    | mV   | 6                  | Ta = 60°C                           |
| Dark signal shading                      | $\Delta$ Vdt |      |      | 1    | mV   | 7                  | Ta = 60°C                           |
| Lag                                      | Lag          |      |      | 0.5  | %    | 8                  |                                     |

**Note)** All image sensor characteristic data noted above is for operation in 1/50s progressive scan mode.

Zone Definition of Video Signal Shading



Measurement System




**Note)** Adjust the amplifier gain so that the gain between [\*A] and [\*B], and between [\*A] and [\*C] equals 1.

**Image Sensor Characteristics Measurement Method**

◎ **Measurement conditions**

- (1) In the following measurements, the device drive conditions are at the typical values of the bias and clock voltage conditions.
- (2) In the following measurements, spot blemishes are excluded and, unless otherwise specified, the optical black level (OB) is used as the reference for the signal output, which is taken as the value of the Gr/Gb channel signal output or the R/B channel signal output of the measurement system.
- (2) In the following measurements, this image sensor is operated in 1/50s all pixels progressive scan mode.

◎ **Color coding of this image sensor & Readout**




The primary color filters of this image sensor are arranged in the layout shown in the figure on the left (Bayer arrangement). Gr and Gb denote the G signals on the same line as the R signal and the B signal, respectively.

**Color Coding Diagram**

All pixels' signals are output successively in a 1/50s period.  
 R signal and Gr signal lines and Gb signal and B signal lines are output sequentially.

**Image sensor readout mode**


The diagram below shows the output methods for the following two readout modes.



**1. Progressive scan mode**

In this mode, all pixel signals are output in non-interlace format in 1/50s.

All pixel signals within the same exposure period are read out simultaneously, making this mode suitable for high resolution image capturing.



**2. Center scan mode**

This is the center scan mode using the progressive scan method.

The undesired portions are swept by vertical register high-speed transfer, and the picture center portion is cut out.

There are the mode (100 frames/s) which outputs 264 lines of an output line portion, and the mode (200 frames/s) which outputs 88 lines.

## ◎ Definition of standard imaging conditions

### (1) Standard imaging condition I:

Use a pattern box (luminance: 706cd/m<sup>2</sup>, color temperature of 3200K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter and image at F5.6. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.

### (2) Standard imaging condition II:

Image a light source (color temperature of 3200K) with a uniformity of brightness within 2% at all angles. Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

#### 1. G Sensitivity, sensitivity comparison

Set to the standard imaging condition I. After setting the electronic shutter mode with a shutter speed of 1/100s, measure the signal outputs ( $V_{GR}$ ,  $V_{Gb}$ ,  $V_R$  and  $V_B$ ) at the center of each Gr, Gb, R and B channel screen, and substitute the values into the following formulas.

$$V_G = (V_{Gr} + V_{Gb})/2$$

$$S_g = V_G \times \frac{100}{25} \text{ [mV]}$$

$$R_r = V_R/V_G$$

$$R_b = V_B/V_G$$

#### 2. Saturation signal

Set to the standard imaging condition II. After adjusting the luminous intensity to 20 times the intensity with the average value of the Gr signal output, 120mV, measure the minimum values of the Gr, Gb, R and B signal outputs.

#### 3. Smear

Set to the standard imaging condition III. With the lens diaphragm at F5.6 to F8, first adjust the average value of the Gr signal output to 120mV. Measure the average values of the Gr signal output, Gb signal output, R signal output and B signal output ( $G_{ra}$ ,  $G_{ba}$ ,  $R_a$ ,  $B_a$ ), and then adjust the luminous intensity to 500 times the intensity with the average value of the Gr signal output, 120mV.

After the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value ( $V_{sm}$  [mV]) independent of the Gr, Gb, R and B signal outputs, and substitute the values into the following formula.

$$S_m = 20 \times \log \left( V_{sm} \div \frac{G_{ra} + G_{ba} + R_a + B_a}{4} \times \frac{1}{500} \times \frac{1}{10} \right) \text{ [dB]} \text{ (1/10V method conversion value)}$$

4. Video signal shading

Set to the standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjusting the luminous intensity so that the average value of the Gr signal output is 120mV. Then measure the maximum value (Grmax [mV]) and minimum value (Grmin [mV]) of the Gr signal output and substitute the values into the following formula.

$$SHg = (Grmax - Grmin)/120 \times 100 [\%]$$

5. Uniformity between video signal channels

After measuring 4, measure the maximum (Rmax [mV]) and minimum (Rmin [mV]) values of R signal, and the maximum (Bmax [mV]) and minimum (Bmin [mV]) values of B signal. Substitute the values into the following formula.

$$\Delta Srg = (Rmax - Rmin)/120 \times 100 [\%]$$

$$\Delta Sbg = (Bmax - Bmin)/120 \times 100 [\%]$$

6. Dark signal

Measure the average value of the signal output (Vdt [mV]) with the device ambient temperature of 60°C and the device in the light-obstructed state, using the horizontal idle transfer level as a reference.

7. Dark signal shading


After measuring 6, measure the maximum (Vdmax [mV]) and minimum (Vdmin [mV]) values of the dark signal output and substitute the values into the following formula.

$$\Delta Vdt = Vdmax - Vdmin [mV]$$


8. Lag

Adjust the Gr signal output value generated by the strobe light to 120mV. After setting the strobe light so that it strobesc with the following timing, measure the residual signal amount (Vlag). Substitute the value into the following formula.


$$Lag = (Vlag/120) \times 100 [\%]$$



Drive Circuit




**Spectral Sensitivity Characteristics** (Excludes lens characteristics and light source characteristics)






Drive Timing Chart (Vertical Sync) Progressive Scan Mode




Drive Timing Chart (Vertical Sync "a" Enlarged) Progressive Scan Mode/Center Scand Mode


"a" Enlarged




Drive Timing Chart (Horizontal Sync) Progressive Scan Mode




Drive Timing Chart (Vertical Sync) Center Scan Mode 1




Drive Timing Chart (Horizontal Sync) Center Scan Mode 1 (Frame Shift) ("b")




Drive Timing Chart (Horizontal Sync) Center Scan Mode 1 (High-speed Sweep) ("d")



Drive Timing Chart (Vertical Sync) Center Scan Mode 2




Drive Timing Chart (Horizontal Sync) Center Scan Mode 2 (Frame Shift) ("b")





Drive Timing Chart (Horizontal Sync) Center Scan Mode 2 (High-speed Sweep) ("d")



## Notes on Handling

### 1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- Either handle bare handed or use non-chargeable gloves, clothes or material.  
Also use conductive shoes.
- When handling directly use an earth band.
- Install a conductive mat on the floor or working table to prevent the generation of static electricity.
- Ionized air is recommended for discharge when handling CCD image sensor.
- For the shipment of mounted substrates, use boxes treated for the prevention of static charges.

### 2) Soldering

- Make sure the package temperature does not exceed 80°C.
- Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a 30W soldering iron with a ground wire and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
- To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero cross On/Off type and connect it to ground.


### 3) Dust and dirt protection

Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operation as required, and use them.

- Perform all assembly operations in a clean room (class 1000 or less).
- Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
- Clean with a cotton bud and ethyl alcohol if the grease stained. Be careful not to scratch the glass.
- Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.

### 4) Installing (attaching)

- Remain within the following limits when applying a static load to the package. Do not apply any load more than 0.7mm inside the outer perimeter of the glass portion, and do not apply any load or impact to limited portions. (This may cause cracks in the package.)



- If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the ceramic portions. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.

- c) The adhesive may cause the marking on the rear surface to disappear, especially in case the regulated voltage value is indicated on the rear surface. Therefore, the adhesive should not be applied to this area, and indicated values should be transferred to other locations as a precaution.
- d) The notch of the package is used for directional index, and that can not be used for reference of fixing. In addition, the cover glass and seal resin may overlap with the notch of the package.
- e) If the leads are bent repeatedly and metal, etc., clash or rub against the package, the dust may be generated by the fragments of resin.
- f) Acrylate anaerobic adhesives are generally used to attach CCD image sensors. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives. (reference)


#### 5) Others

- a) Do not expose to strong light (sun rays) for long periods, as color filters will be discolored. When high luminous objects are imaged with the exposure level controlled by the electronic iris, the luminance of the image-plane may become excessive and discoloring of the color filter will possibly be accelerated. In such a case, it is advisable that taking-lens with the automatic-iris and closing of the shutter during the power-off mode should be properly arranged. For continuous using under cruel condition exceeding the normal using condition, consult our company.
- b) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
- c) Brown stains may be seen on the bottom or side of the package. But this does not affect the CCD characteristics.

Package Outline

Unit: mm

22 pin DIP (600mil)



1. "A" is the center of the effective image area.
2. The two points "B" of the package are the horizontal reference.  
The point "B" of the package is the vertical reference.
3. The bottom "C" of the package is the height reference.
4. The center of the effective image area, relative to "B" and "B" is (H, V) = (9.0, 7.55) ± 0.15mm
5. The rotation angle of the effective image area relative to H and V is ± 1°
6. The height from bottom "C" to the effective image area is 1.41 ± 0.15mm
7. The tilt of the effective image area relative to the bottom "C" is less than 60µm.
8. The thickness of the cover glass is 0.75mm, and the refractive index is 1.5.
9. The notches on the bottom must not be used for reference of fixing.

|                  |              |
|------------------|--------------|
| PACKAGE MATERIAL | Cer-DIP      |
| LEAD TREATMENT   | TIN PLATING  |
| LEAD MATERIAL    | 42 ALLOY     |
| PACKAGE MASS     | 2.60g        |
| DRAWING NUMBER   | AS-B15-03(E) |