


AMI5HG 0.5 micron CMOS Gate Array

Description

IDCI3 is an inverting, CMOS-level input buffer piece.

Logic Symbol	Truth Table	Pin Loading										
	<table><tr><th>PADM</th><th>QC</th></tr><tr><td>L</td><td>H</td></tr><tr><td>H</td><td>L</td></tr></table>	PADM	QC	L	H	H	L	<table><tr><th>PADM</th><th>Load</th></tr><tr><td></td><td>4.90 pF</td></tr></table>	PADM	Load		4.90 pF
PADM	QC											
L	H											
H	L											
PADM	Load											
	4.90 pF											

HDL Syntax

Verilog IDCI3 *inst_name* (QC, PADM);

VHDL *inst_name*: IDCI3 port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	TBD	nA
EQL_{pd}	12.7	Eq-load

See page 2-15 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	11	22	32	43 (max)
PADM		QC	t_{PLH}	0.62	0.76	0.85	0.92	0.98
			t_{PHL}	0.72	0.87	0.98	1.06	1.14

Delay will vary with input conditions. See page 2-17 for interconnect estimates.