



AMI5HG 0.5 micron CMOS Gate Array

Description

IDQC3 is a crystal oscillator input receiver pad piece with a non-inverting, CMOS-level clock input. QO is the output to either the ODQFE20M or the ODQTE60M. PADM is the bond pad from the Xtal-in.

<p>Logic Symbol</p> 	<p>The Possible Logic Schematic Combinations</p> 													
<p>Truth Table</p> <table border="1" style="margin-left: auto; margin-right: auto; border-collapse: collapse;"> <thead> <tr> <th style="border: none;">PADM</th> <th style="border: none;">QC</th> <th style="border: none;">QO</th> </tr> </thead> <tbody> <tr> <td style="border: none;">L</td> <td style="border: none;">L</td> <td style="border: none;">L</td> </tr> <tr> <td style="border: none;">H</td> <td style="border: none;">H</td> <td style="border: none;">H</td> </tr> </tbody> </table>	PADM	QC	QO	L	L	L	H	H	H	<p>Pin Loading</p> <table border="1" style="margin-left: auto; margin-right: auto; border-collapse: collapse;"> <thead> <tr> <th style="border: none;"></th> <th style="border: none;">Load</th> </tr> </thead> <tbody> <tr> <td style="border: none;">PADM</td> <td style="border: none;">4.90 pF</td> </tr> </tbody> </table>		Load	PADM	4.90 pF
PADM	QC	QO												
L	L	L												
H	H	H												
	Load													
PADM	4.90 pF													

Pad Loading

HDL Syntax

Verilog IDQC3 *inst_name* (QC, QO, PADM);

VHDL *inst_name*: IDQC3 port map (QC, QO, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	TBD	nA
EQL_{pd}	11.4	Eq-load

See page 2-15 for power equation.

AMI5HG 0.5 micron CMOS Gate Array

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	11	22	32	43 (max)
PADM		QC	t_{PLH}	0.65	0.79	0.90	0.99	1.10
			t_{PHL}	0.65	0.79	0.91	1.00	1.08
PADM		QO	t_{PLH}	0.00				
			t_{PHL}	0.00				

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

Design Notes:

The IDQC3 is the input cell of a two cell oscillator circuit. Its function is to connect the QO pin with the QI pin of either the ODQFE20M or the ODQTE60M oscillator output driver pad pieces. The buffered QC pin is for driving the oscillator into the core. Two package pins are required to create a complete oscillator.