



**AMI5HG 0.5 micron CMOS Gate Array**
**Description**

IDQS3 is a crystal oscillator input receiver pad piece. QC is a non-inverting, CMOS-level schmitt trigger clock input buffer. QO is the output to the ODQFE01M. PADM is the bond pad from the Xtal-in.

Logic Symbol	Logic Schematic													
														
<b>Truth Table</b> <table border="1" data-bbox="295 846 572 987"> <tr> <th data-bbox="295 846 376 888">PADM</th><th data-bbox="376 846 458 888">QC</th><th data-bbox="458 846 572 888">QO</th></tr> <tr> <td data-bbox="295 888 376 930">L</td><td data-bbox="376 888 458 930">L</td><td data-bbox="458 888 572 930">L</td></tr> <tr> <td data-bbox="295 930 376 972">H</td><td data-bbox="376 930 458 972">H</td><td data-bbox="458 930 572 972">H</td></tr> </table>	PADM	QC	QO	L	L	L	H	H	H	<b>Pin Loading</b> <table border="1" data-bbox="997 846 1258 945"> <tr> <th data-bbox="997 846 1078 888">PADM</th><th data-bbox="1078 846 1258 888">Load</th></tr> <tr> <td data-bbox="997 888 1078 930">4.90</td><td data-bbox="1209 888 1258 930">pF</td></tr> </table>	PADM	Load	4.90	pF
PADM	QC	QO												
L	L	L												
H	H	H												
PADM	Load													
4.90	pF													

**HDL Syntax**

Verilog ..... IDQS3 *inst\_name* (QC, QO, PADM);  
VHDL..... *inst\_name*: IDQS3 port map (QC, QO, PADM);

**Power Characteristics**

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ )	TBD	nA
$EQL_{pd}$	18.0	Eq-load

See page 2-15 for power equation.

## AMI5HG 0.5 micron CMOS Gate Array

### Propagation Delays

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	To	Parameter	Number of Equivalent Loads				
			1	11	22	32	43 (max)
PADM	QC	$t_{PLH}$	1.37	1.49	1.59	1.66	1.73
		$t_{PHL}$	1.02	1.17	1.30	1.39	1.49
PADM	QO	$t_{PLH}$	0.00				
		$t_{PHL}$	0.00				

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

### Design Notes:

The IDQS3 is the input cell of a two cell oscillator circuit. Its function is to connect the QO pin with the QI pin of the ODQFE01M oscillator output driver pad piece. The buffered QC pin is for driving the oscillator into the core. Two package pins are required to create a complete oscillator.