

4-BIT CMOS MICROPROCESSOR SLICE

IDT39C03A IDT39C03B

MICROSLICE[™] PRODUCT

DESCRIPTION:

The IDT39C03s are four-bit expandable CMOS microprocessor slices. While executing the identical functions associated with the high-speed IDT39C01 series of 4-bit slices, the IDT39C03s also provide additional enhancements for use in arithmeticoriented processors.

This extremely low-power yet high-speed microprocessor consists of a 16-word-by-4-bit dual-port RAM, a multidirectional three-port architecture, 16 logic operation ALU and the necessary shifting, decoding and multiplexing logic. Compatible 2903A arithmetic and logic instructions, including the special multiplication, division and normalization instructions, are available on the IDT39C03s. Both are easily expandable in 4-bit increments.

Both devices are pin-compatible, functional-replacements for the 2903A. The fastest version, the IDT39C03B, is a 20% speed upgrade from the normal 2903A device. The IDT39C03A meets the 2903A speeds.

The IDT39C03s are fabricated using CEMOSTM, a single poly double metal CMOS technology designed for high-performance and high-reliability.

Military product is 100% screened to MIL-STD-883, Class B, making them ideally suited to military temperature applications.

FEATURES:

- Fast
 - —IDT39C03A matches 2903A speeds
- IDT39C03B 20% speed upgrade
 Low-power CMOS
 -50mA commercial (max.)
 - -60mA (military) (max.)
- Pin-compatible, performance-enhanced functional replacement for the 2903A
- Cascadable to 8, 12, 16, etc. bits
- Expandable Register File
- On-chip Parity Generation and Sign Extension Logic

 Provides parity across the entire ALU output and sign
 extension at any slice boundary
- On-chip Normalization Logic

 Floating point mantissa and exponent easily developed using single microcycle per shift
- On-chip Multiplication and Division Logic

 Executes unsigned and two's complement multiplication
 along with last cycle of two's complement multiplication
- Packaged in 48-pin plastic and ceramic DIPs and 52-pin LCC
- Military product available 100% screened to MIL-STD-883, Class B

FUNCTIONAL BLOCK DIAGRAM A DATA IN B ADDRESS ADDRESS A RAM B WE B₀₋₃ A₀₋₃ M B WE CP 14 14 E LATCH LATCH E CE **Ö**Ē_B DA₀₋₃ , 4 🖾 DB MUX MUX S ₹4 C_{n + 4} G/N . R₀₋₃ S₀.] C, ALU F0.3 Sio. **P/OVR** ALU SIO₃ 00 SHIFTER 0103 Q CP REGISTER ZERO K 🖸 OEY [∅ TOPLA ISS Y WRITE/MSS 7 IFN MSD39C03-001 CEMOS and MICROSLICE are trademarks of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

© 1986 Integrated Device Technology, Inc.

JULY 1986

Printed in U.S.A.

PIN CONFIGURATIONS





TOP VIEW

3-16

PIN DESCRIPTIONS

PIN NAME	ME I/O DESCRIPTION					
A ₀₋₃	1	RAM A Address Inputs (TTL Input) — Four RAM address inputs which contain the address of the RAM word appearing at the RAM A output port.				
B ₀₋₃		RAM B Address Inputs (TTL Input) — Four RAM address inputs which contain the address of the RAM word appearing at the RAM B output port and into which new data is written when the WE input and the CP input are LOW.				
WE	1	Write Enable Input (TTL Input) — The RAM write enable input. If WE is LOW, data at the Y I/O port is written into the RAM when the CP input is LOW. When WE is HIGH, writing data into the RAM is inhibited.				
DA ₀₋₃	I	External Data Inputs (TTL Input) — A four-bit external data input which can be selected as one of the IDT39C03 ALU operand sources; DA_0 is the least significant bit.				
ĒĀ	1	Control Input (TTL Input) — A control input which, when HIGH, selects DA ₀₋₃ as the ALU R operand, and, when LOW, selects RAM output A as the ALU R operand and the DA ₀₋₃ output data.				
DB ₀₋₃	1/0	External Data Inputs/Outputs (Three-State Input/Output) — A four-bit external data input/output. Under control of the OE _B input, RAM output port B can be directly read on these lines, or input data on these lines can be selected as the ALU S operand.				
ŌĒ _B	I	Control Input (TTL Input) — A control input which, when LOW, enables RAM output B onto the DB_{0-3} lines and, when HIGH, disables the RAM output B tri-state buffers.				
C _n	1	Carry-In Input (TTL Input) — The carry-in input to the IDT39C03 ALU.				
I ₀₋₈	I	Instruction Inputs (TTL Input) — The nine instruction inputs used to select the IDT39C03 operation to be performed.				
IEN	1	Instruction Enable Input (TTL Input) — <u>The</u> instruction enable input which, when LOW, allows the Q Register and the Sign Compare flip-flop to be written. When IEN is HIGH, the Q Register and Sign Compare flip-flop are in the hold mode. On the IDT39C03, IEN also controls WRITE.				
C _{n+4}	0	Carry-Out Output (TTL Output) — This output generally indicates the carry-out of the IDT39C03 ALU. Refer to Table 5 for an exact definition of this pin.				
Ğ∕N	3/N O Carry-Generate Output (TTL Output) — A multi-purpose pin which indicates the carry generate, G, function a significant and intermediate slices, and generally indicates the sign, N, of the ALU result at the most significant to Table 5 for an exact definition of this pin.					
P/OVR	0	Carry-Propagate Output (TTL Output) — A multi-purpose pin which indicates the carry propagate, \overline{P} , function at the least significant and intermediate slices, and indicates the conventional two's complement overflow, OVR, signal at the most significant slice. Refer to Table 5 for an exact definition of this pin.				
Z	1/0	Open-Drain I/O Pin (Open-Drain Input/Output) — An open-drain input/output pin which, when HIGH, generally indicates the outputs are all LOW. For some Special Functions, Z is used as an input pin. Refer to Table 5 for an exact definition of this pin.				
SIO ₀ , SIO ₃	1/0	Bidirectional Serial Shift I/Os for the ALU (Three-State Input/Output) — Bidirectional serial shift inputs/outputs for the ALU shifter. During a shift-up operation, SIO ₀ is an input and SIO ₃ an output. During a shift-down operation, SIO ₃ is an input and SIO ₃ an output. Befer to Tables 3 and 4 for an exact definition of these pins.				
QIO ₀ , QIO ₃	I/O	Bidrectional Serial Shift I/Os for the Q Shifter (Three-State Input/Output) — Bidirectional serial shift inputs/outputs for the Q shifter which operate like SIO ₀ and SIO ₃ . Refer to Tables 3 and 4 for an exact definition of thise pins.				
LSS	Ι	Control Input (TTL Input) — An input pin which, when tied LOW, programs the chip to act as the least significant slice (LSS) of an IDT39C03 array and enables the WRITE output onto the WRITE/MSS pin. When LSS is tied HIGH, the chip is programmed to operate as either an intermediate or most significant slice and the WRITE output buffer is disabled.				
WRITE/MSS	1/0	Control Input (Three-State Input/Output) — When LSS is tied LOW, the WRITE output signal appears at this pin; the WRITE signal is LOW when an instruction which writes data into the RAM is being executed. When LSS is tied HIGH, WRITE/MSS is an input pin; tying it HIGH programs the chip to operate as an intermediate slice (IS) and tying it LOW programs the chip to operate as the most significant slice (MSS).				
Y ₀₋₃	1/0	Data Inputs/Outputs (Three-State Input/Output) — Four data inputs/outputs of the IDT39C03. Under control of the \overline{OE}_{γ} input, the ALU shifter output data can be enabled onto these lines, or these lines can be used as data inputs when external data is written directly into the RAM.				
ŌĒ _Y	1	Control Input (TTL Input) — A control input which, when LOW, enables the ALU shifter output data onto the Y_{0-3} lines and, when HIGH, disables the Y_{0-3} three-state output buffers.				
СР	1	Clock Input (TTL Input) — The clock input to the IDT39C03. The Q Register and Sign Compare flip-flop are clocked on the LOW-to-HIGH transition of the CP signal. When enabled by WE, data is written in the RAM when CP is LOW.				

ARCHITECTURE OF THE IDT39C03

The IDT39C03s are high-performance, cascadable, 4-bit microprocessor slices used in CPUs, peripheral controllers, microprogrammable machines and in a number of other applications. The functional blocks consist of the following:

- -16-word-by-4-bit dual-port RAM
- -high-speed ALU and shifter
- -Q register with shifter input
- -9-bit instruction decoder

DUAL-PORT RAM

Both the A and B ports of the Dual-Port RAM can be addressed and read simultaneously at the respective RAM A and B output ports. If both ports address the same memory location, identical data will be read from both the A and B port. The latches at the RAM output ports are transparent when the clock input, CP, is HIGH and holds the RAM output data when CP is LOW. RAM data is read at the DB (I/O) port under control of the \overline{OE}_B three-state output enable.

External data can be written directly into the RAM from the Y I/O port, or the ALU shifter output data can be enabled onto the Y I/O port and entered into the RAM. Data is written into the RAM at the B address when the write enable input, \overline{WE} , is LOW and the clock input, CP, is LOW.

ALU

The IDT39C03s perform seven arithmetic operations and nine logic operations on two 4-bit operands. Various pairs of ALU source operands are easily selected via the ALU multiplexer inputs. The EA input selects either the DA external data input or RAM output port A for use as one ALU operand. The \overline{OE}_B and I_0 inputs select RAM output port B, DB external data input, or the Q register content for use as the second ALU source operand. During certain ALU operations, zeroes are forced at the ALU operand inputs. Thus, the IDT39C03s are capable of operating source, or from two internal sources, from an internal and external source, or from two internal sources. Table 1 indicates all the \overline{OE}_B and I_0 inputs.

With instruction bits I_4 , I_3 , I_2 , I_1 and I_0 LOW, the IDT39C03s execute special functions which have been defined in Table 4. When the IDT39C03s execute instructions other than the nine special instructions, the ALU operation is defined by instruction bits I_4 , I_3 , I_2 and I_1 . Table 2 defines the ALU operation as a function of these four instruction bits.

Cascading the IDT39C03s, in either the carry lookahead or ripple carry approach, is very simple. In a cascaded configuration, each slice must be properly programmed to most significant slice (MSS), intermediate slice (IS) or least significant slice (LSS). The IDT39C03s incorporate the carry generate (\overline{G}), and carry propagate (\overline{P}) signals necessary for cascading.

TABLE 1. ALU OPERAND SOURCES

ĒĀ	I ₀	OE _B	ALU OPERAND R	ALU OPERAND S
L	L	L	RAM Output A	RAM Output B
L	L	і н	RAM Output A	DB ₀₋₃
L	н	X	RAM Output A	Q Register
н	L	L	DA ₀₋₃	RAM Output B
н	L	н	DA ₀₋₃	DB ₀₋₃
н	н	X	DA ₀₋₃	Q Register

L = LOW H = HIGH X = Don't Care

TABLE 2. IDT39C03 ALU FUNCTIONS

I ₄	I ₃	I ₂	l ₁	HEX CODE	ALU FUNCTIONS		
			1	0	I ₀ = L	Special Functions	
L	L		L	U	I ₀ = H	F _i = HIGH	
L	L	L	н	1	F = S	Minus R Minus 1 Plus C _n	
L	L	н	L	2	F = R Minus S Minus 1 Plus C _n		
L	L	н	н	3	F =	R Plus S Plus C _n	
L	н	L	L	4	F = S Plus C _n		
L	н	L	н	5	F = S Plus C _n		
L	н	н	L	6	F = R Plus C _n		
L	н	н	н	7		F = R Plus C _n	
н	L	L	L	8		F _i = LOW	
н	L	L	н	9	I	; = R _i AND S _i	
н	L	н	L	А	F _i = R _i	EXCLUSIVE NOR S _i	
н	L	н	н	В	F _i = R _i	EXCLUSIVE OR S _i	
н	н	L	L	С	$F_i = R_i AND S_i$		
н	н	L	н	D	F _i = R _i NOR S _i		
н	н	н	L	Е	$F_i = R_i NAND S_i$		
н	н	н	н	F		F _i = R _i OR S _i	

L = LOW H = HIGH i = 0 to 3

Also generated is a carry-out signal, C_{n+4} , which is generally available as an output of each slice. Both the carry-in, C_n , and carry-out C_{n+4} , signals are active HIGH. The ALU generates two other status outputs. These are negative, N, and overflow, OVR. The N output is generally the most significant (sign) bit of the ALU output and can be used to determine positive or negative results. The OVR output indicates that the arithmetic operation being performed exceeds the available two's complement number range. The N and OVR signals are available as outputs of the most significant slice. Thus, the multipurpose \overline{G}/N and \overline{P}/OVR outputs indicate \overline{G} and \overline{P} at the least significant and intermediate slices, and sign and overflow at the most signals.

ALU SHIFTER

Under instruction control, the ALU shifter passes the ALU output (F) non-shifted, shifts it up one bit position (2F), or shifts it down one bit position (F/2). Both arithmetic and logical shift operations are possible. The arithmetic shift operation shifts data around the most significant (sign) bit position of the MSS and a logical shift operation shifts data through this bit position (see Figure 1). SIO₀ and SIO₃ are bidirectional serial shift inputs/outputs. During a shift-up operation SIO₃ is generally a serial shift input and SIO₀ a perial shift output. For exact definition of the SIO₀ and SIO₃ operation, refer to Table 3 and 4.

Also provided in the ALU shifter is sign extension at the slice boundaries. Under instruction control, the SIO_0 (sign) input can be extended through Y_0 , Y_1 , Y_2 , Y_3 and propagated to the SIO_3 output.

Providing ALU error detection, the IDT39C03s ALU shifter contains a cascadable, five-bit parity generator/checker. Parity for the F₀, F₁, F₂, F₃, ALU outputs and SIO₃ input is generated and, under instruction control, is made available at the SIO₀ output.

The operation of the ALU shifter is defined by the instruction inputs. Specified in Table 4 are the special functions and the operations the ALU shifter performs. When the IDT39C03s execute instructions other than the special functions, the ALU shifter operation is determined by instruction bits I_8 , I_7 , I_6 and I_5 . How these four bits operate with the ALU shifter is defined in Table 3.



Figure 1.

Q REGISTER

The Q register is an auxiliary four-bit register which is clocked on the LOW-to-HIGH transition of the CP input. It is intended primarily for use in multiplication and division operations; however, it can also be used as an accumulator or holding register for some applications. The F output of the ALU can be loaded into the Q register and/or the Q register can be selected as the source for the ALU S operand. The shifter at the input to the Q register can shift the Q register contents up one bit position (2Q) or down one bit position (Q/2). Only logical shifts are performed. Both QIO₀ and QIO₃ are bidirectional shift serial inputs/outputs. During a Q register shift-up operation, QIO₀ is a serial shift input and QIO₃ is a serial shift output. During a shift-down operation, QIO₃ is a serial shift input and QIO₀ is a serial shift output.

The IDT39C03s provide the capability of double-length arithmetic and logical shifting. To perform the double-length shift, QIO_3 of the MSS is connected to SIO_0 of the LSS, and executing an instruction which shifts both the ALU output and the Q register.

The instruction inputs also control the Q register and shifter, as shown in Table 4. When executing instructions other than the special functions, the Q register and shifter operation is controlled by instruction bits I_8 , I_7 , I_6 and I_5 , as shown in Table 3.

OUTPUT BUFFERS

Both the DB and Y ports are bidirectional I/O ports driven by three-state output buffers with external output enable controls. The Y output buffers are enabled when the \overline{OE}_Y input is LOW and are in the high Z state when \overline{OE}_Y is HIGH. The DB output buffers are enabled when the \overline{OE}_B input is LOW. The zero, Z pin is an

open drain I/O that can be wire-OR'ed between slices. As an output it can be used as a zero detect status flag and generally indicates that the Y_{0-3} pins are all LOW. Table 5 defines the exact signal functions.

INSTRUCTION DECODER

The Instruction Decoder generates the required internal control signals relative to the nine instruction inputs, I_{0-8} , the instruction Enable input, IEN, the LSS input, and the WRITE/MSS input/output.

When an instruction which writes data into the RAM is being performed, the WRITE output is LOW. Reference Table 3 and 4 for proper pin operation. When IEN is HIGH, the WRITE output is forced HIGH and the Q register and Sign Compare Flip-Flop contents are preserved. When IEN is LOW, the WRITE output is enabled and the Q register and Sign Compare Flip-Flop can be written according to the IDT39C03s instruction. The Sign Compare Flip-Flop is an on-chip flip-flop which is used during a divide operation. See Figure 2.



Figure 2. Sign Compare Flip-Flop

3

SLICE POSITION PROGRAMMING

When the \overline{LSS} input is LOW, the device becomes the least significant slice and enables the \overline{WRITE} output signal onto the \overline{WRITE}/MSS bidirectional I/O pin. When the \overline{LSS} input is HIGH, the \overline{WRITE}/MSS pin becomes an input which when HIGH programs the slice to operate as an intermediate slice (IS). Connecting it LOW programs the slice to operate as a most significant slice (MSS). The \overline{WRITE}/MSS pin must be tied HIGH via a pull-up resistor. \overline{WRITE}/MSS and \overline{LSS} should not be connected together.

SPECIAL FUNCTIONS

Nine special functions are provided on the IDT39C03s which make possible the implementation of the following operations:

- Single and Double Length Normalization
- Two's Complement Division
- Unsigned and Two's Complement Multiplication
- Conversion Between Two's Complement and Sign/Magnitude Representation
- Incrementation by One or Two

Adjusting a single-precision or double-precision floating point number in order to bring its mantissa within a specified range can be performed using the single-length and double-length normalization operations. Three special functions can be used to perform a two's complement, non-restoring divide operation. They provide single and double-precision divide operations and can be performed in "n" clock cycles (where "n" is the number of bits in the quotient).

The unsigned multiply special function and the two two's

complement multiply special functions can be used to multiply two n-bit, unsigned or two's complement numbers, respectively, in n clock cycles. During the last cycle of the two's complement multiplication, a conditional subtraction, rather than addition, is performed due to the fact that the sign bit of the multiplier carries negative weight.

The sign/magnitude-two's complement special function can

be used to convert number representation systems. A number expressed in sign/magnitude representation can be converted to the two's complement representation, and vice-versa, in one clock cycle.

Incrementing an unsigned or two's complement number by one or two is easily accomplished using the increment by one or two special function.

TAB	LE 3.	_	
ALU	DESTINATION CONTROL FOR I ₀ OR I ₁ OR I ₂ OR I ₃ = HIGH,	IEN = LO	N

Γ				HEY	ALLI SHIETER	SIO	3	Y ₃		Y ₂						Q REG &		
1 ₈	17	1 ₆	1 ₅	CODE	FUNCTION	MOST SIG. SLICE	OTHER SLICES	MOST SIG. SLICE	OTHER SLICES	MOST SIG. SLICE	OTHER SLICES	Y ₁	Yo	SIO	WRITE	SHIFTER FUNCTION	Q103	Q100
L	L	L	L	0	Arith. F/2 \rightarrow Y	Input	Input	F ₃	SIO3	SIO3	F ₃	F ₂	F ₁	F ₀	L	Hold	z	z
L	L	L	н	1	Log. F/2 \rightarrow Y	Input	Input	SIO3	SIO3	F3	F ₃	F ₂	F1	Fo	L	Hold	z	z
L	L	н	L	2	Arith. F/2 → Y	Input	Input	F3	SIO3	SIO3	F ₃	F ₂	F1	Fo	L	Log. Q/ 2 → Q	Input	Q ₀
L	L	н	н	3	Log. F/2 → Y	Input	Input	SIO3	SIO ₃	F3	F3	F2	F ₁	Fo	L	Log. Q/ 2 → Q	Input	Q ₀
L	н	L	L	4	F→Y	Input	Input	F ₃	F ₃	F ₂	F ₂	F ₁	Fo	Parity	L	Hold	z	z
L	н	L	н	5	F→Y	Input	Input	F3	F ₃	F ₂	F ₂	F1	Fo	Parity	н	Log. Q/ 2 → Q	Input	Q ₀
L	н	н	L	6	F→Y	Input	Input	F ₃	F ₃	F ₂	F ₂	F ₁	Fo	Parity	н	F→Q	z	z
L	н	н	Н	7	F → Y	Input	Input	F ₃	F ₃	F ₂	F ₂	F ₁	Fo	Parity	L	F→Q	z	z
н	L	L	L	8	Arith. $2F \rightarrow Y$	F ₂	F ₃	F ₃	F ₂	F ₁	F ₁	Fo	SIO0	Input	L	Hold	z	z
н	L	L	н	9	Log. 2F → Y	F ₃	F ₃	F ₂	F ₂	F ₁	F1	Fo	SIO0	Input	L	Hold	z	z
н	L	н	L	A	Arith. $2F \rightarrow Y$	F ₂	F ₃	F ₃	F ₂	F ₁	F1	Fo	SIO	Input	L	Log. 2Q → Q	Q ₃	Input
н	L	н	н	в	Log. 2F → Y	F ₃	F3	F2	F ₂	F ₁	F1	Fo	SIO	Input	L	Log. 2Q → Q	Q ₃	Input
н	н	L	L	С	F → Y	F ₃	F ₃	F ₃	F ₃	F ₂	F ₂	F ₁	Fo	z	н	Hold	Z	z
н	н	L	н	D	F → Y	F ₃	F3	F3	F ₃	F ₂	F2	F ₁	Fo	z	н	Log. 2Q → Q	Q ₃	Input
н	н	н	L	E	$ \begin{array}{c} \mathrm{SIO}_{0} \rightarrow \mathrm{Y}_{0}, \\ \mathrm{Y}_{1}, \mathrm{Y}_{2}, \mathrm{Y}_{3} \end{array} $	SIO0	SIO	SIO0	SIO0	SIO	SIO0	SIO	SIO	Input	L	Hold	z	z
н	н	н	н	F	$F \rightarrow Y$	F ₃	F ₃	F ₃	F ₃	F ₂	F ₂	F ₁	F ₀	Z	L	Hold	z	z

Parity = $F_3 \nabla F_2 \nabla F_1 \nabla F_0 \nabla SIO_3$ L = LOWZ = High-Impedance ∇ = Exclusive ORH = HIGH

TABLE 4. SPECIAL FUNCTIONS FOR I₄ = I₃ = I₂ = I₁ = I₀ = LOW (Note 4)

	0050141			SIC) ₃		Q REG &			
(HEX) 1 _{8, 7, 6, 5}	FUNCTION	ALU FUNCTION	FUNCTION	MOST SIG. SLICE	OTHER SLICES	SIO₀	SHIFTER FUNCTION	Q103	QIO0	WRITE
0	Unsigned Multiply	$F = S + C_n \text{ if } Z = L$ F = R + S + C_n if Z = H	Log F/2 → Y (Note 1)	z	Input	F ₀	Log Q/2 → Q	Input	Q ₀	L
1	(Note 5)									
2	Two's Complement Multiply	$F = S + C_n \text{ if } Z = L$ F = R + S + C_n if Z = H	Log $F/2 \rightarrow Y$ (Note 2)	z	Input	Fo	Log Q/2 → Q	Input	Q ₀	L
3	(Note 5)									
4	Increment by One or Two	F = S + 1 + C _n	F → Y	Input	Input	Parity	arity Hold		Z	L
5	Sign/Magnitude Two's Complement	$F = \underline{S} + C_n \text{ if } Z = L$ F = $\overline{S} + C_n \text{ if } Z = H$	$F \rightarrow Y$ (Note 3)	Input	Input	Parity	Hold	z	z	L
6	Two's Complement Multiply. Last Cycle	F = S + C _n if Z = L F = S - R - 1 + C _n if Z = H	Log F/2 → Y (Note 2)	z	Input	Fo	$F_0 \xrightarrow{Log Q/2} Q$		Q ₀	L
7	(Note 5)									
8	Single Length Normalize	F = S + C _n	F → Y	F ₃	F ₃	z	Log 2Q → Q	Q ₃	Input	L
9	(Note 5)									
A	Double Length Normalize and First Divide Op	F = S + C _n	$Log 2F \rightarrow Y$	$R_3 \triangledown F_3$	F ₃	Input	$\begin{array}{c} \text{Log 2Q} \\ \rightarrow \text{Q} \end{array}$	Q ₃	Input	L
В	(Note 5)									
с	Two's Complement Divide	F = S + R + C _n if Z = L F = S - R - 1 + C _n if Z = H	$Log 2F \rightarrow Y$	$\overline{R_3 \triangledown F_3}$	F ₃	Input	Log 2Q → Q	Q ₃	Input	L
D	(Note 5)									
E	Two's Complement Divide Correction and Remainder	F = S + R + C _n if Z = L F = S - R - 1 + C _n if Z = H	F→Y	F ₃	F ₃	z	Log 2Q → Q	Q ₃	Input	L
F	(Note 5)									

NOTES:

1. At the most significant slice only, the $\rm C_{n+4}$ signal is internally gated to the $\rm Y_3$ output.

2. At the most significant slice only, F_3 \triangledown OVR is internally gated to the Y_3 output.

3. At the most significant slice only, S $_3$ \triangledown F $_3$ is generated at the Y $_3$ output.

4. The Q Register cannot be used explicitly as an operand for any Special Functions. It is defined implicitly within the functions.

5. Not valid. L = LOW

Z = High-Impedance

∇ = Exclusive OR

H = HIGH X = Don't Care

Parity = SIO₃ \triangledown F₃ \triangledown F₂ \triangledown F₁ \triangledown F₀

TABLE 5. IDT39C03A STATUS OUTPUTS

		[P/OV	R	G/N		$Z(\overline{OE}_{\gamma} = LOW)$			
(HEX) I ₈₋₅	(HEX) I ₄₋₁	10	G _i (i = 0 to 3)	P _i (i = 0 to 3)	C _{n+4}	MOST SIG. SLICE	OTHER SLICES	MOST SIG. SLICE	OTHER SLICES	MOST SIG. SLICE	INTER- MEDIATE SLICE	LEAST SIG. SLICE	
x	0	н	0	1	0	0	0	F ₃	G	$\overline{Y}_{0}\overline{Y}_{1}\overline{Y}_{2}\overline{Y}_{3}$	$\overline{Y}_{0}\overline{Y}_{1}\overline{Y}_{2}\overline{Y}_{3}$	$\overline{Y}_{0}\overline{Y}_{1}\overline{Y}_{2}\overline{Y}_{3}$	
x	1	x	$\overline{\mathbf{R}}_i \wedge \mathbf{S}_i$	$\overline{\mathbf{R}}_{i} \vee \mathbf{S}_{i}$	G V PC _n	C _{n + 3} ⊽ C _{n + 4}	P	F3	G	$\overline{\mathbf{Y}}_0\overline{\mathbf{Y}}_1\overline{\mathbf{Y}}_2\overline{\mathbf{Y}}_3$	$\overline{\mathtt{Y}}_0\overline{\mathtt{Y}}_1\overline{\mathtt{Y}}_2\overline{\mathtt{Y}}_3$	$\overline{\mathtt{V}}_0\overline{\mathtt{V}}_1\overline{\mathtt{V}}_2\overline{\mathtt{V}}_3$	
×	2	x	$R_i \wedge \overline{S}_i$	$\mathbf{R}_i \vee \overline{\mathbf{S}}_i$	G V PC _n	C _{n+3} ⊽ C _{n+4}	P	F ₃	G	$\overline{\mathbf{Y}}_{0}\overline{\mathbf{Y}}_{1}\overline{\mathbf{Y}}_{2}\overline{\mathbf{Y}}_{3}$	$\overline{Y}_0\overline{Y}_1\overline{Y}_2\overline{Y}_3$	$\overline{\mathbf{Y}}_{0}\overline{\mathbf{Y}}_{1}\overline{\mathbf{Y}}_{2}\overline{\mathbf{Y}}_{3}$	
x	3	x	$R_i \wedge S_i$	R _i V S _i	G V PC _n	C _{n+3} ∇ C _{n+4}	P	F ₃	ធ	$\overline{\mathtt{Y}}_0\overline{\mathtt{Y}}_1\overline{\mathtt{Y}}_2\overline{\mathtt{Y}}_3$	$\overline{Y}_0\overline{Y}_1\overline{Y}_2\overline{Y}_3$	$\overline{V}_0\overline{V}_1\overline{V}_2\overline{V}_3$	
×	4	x	0	Si	G V PC _n	C _{n + 3} ∇ C _{n + 4}	<u>न</u>	F ₃	G	$\overline{\Upsilon}_0\overline{\Upsilon}_1\overline{\Upsilon}_2\overline{\Upsilon}_3$	$\overline{Y}_{0}\overline{Y}_{1}\overline{Y}_{2}\overline{Y}_{3}$	$\nabla_0 \nabla_1 \nabla_2 \nabla_3$	
x	5	x	0	₹,	G V PC _n	C _{n+3} ∇ C _{n+4}	P	F3	G	$\overline{Y}_{0}\overline{Y}_{1}\overline{Y}_{2}\overline{Y}_{3}$	$\overline{Y}_{0}\overline{Y}_{1}\overline{Y}_{2}\overline{Y}_{3}$	$\overline{Y}_{0}\overline{Y}_{1}\overline{Y}_{2}\overline{Y}_{3}$	
×	6	x	0	R _i	G V PC _n	C _{n+3} ∇ C _{n+4}	P	F3	G	$\overline{\Upsilon}_{0}\overline{\Upsilon}_{1}\overline{\Upsilon}_{2}\overline{\Upsilon}_{3}$	$\overline{Y}_{0}\overline{Y}_{1}\overline{Y}_{2}\overline{Y}_{3}$	$\overline{\Upsilon}_{0}\overline{\Upsilon}_{1}\overline{\Upsilon}_{2}\overline{\Upsilon}_{3}$	
x	7	x	0	R _i	G V PC _n	C _{n+3} ∇ C _{n+4}	P	F ₃	G	$\overline{\mathbf{Y}}_{0}\overline{\mathbf{Y}}_{1}\overline{\mathbf{Y}}_{2}\overline{\mathbf{Y}}_{3}$	$\overline{Y}_{0}\overline{Y}_{1}\overline{Y}_{2}\overline{Y}_{3}$	$\overline{Y}_{0}\overline{Y}_{1}\overline{Y}_{2}\overline{Y}_{3}$	
x	8	х	0	1	0	0	0	F ₃	Ğ	$\overline{\mathbf{Y}}_{0}\overline{\mathbf{Y}}_{1}\overline{\mathbf{Y}}_{2}\overline{\mathbf{Y}}_{3}$	$\overline{\Upsilon}_{0}\overline{\Upsilon}_{1}\overline{\Upsilon}_{2}\overline{\Upsilon}_{3}$	$\overline{\Upsilon}_0\overline{\Upsilon}_1\overline{\Upsilon}_2\overline{\Upsilon}_3$	
X	9	X	$\overline{R}_i \wedge S_i$	1	0	0	0	F ₃	Ğ	$\overline{\mathbf{Y}}_{0}\overline{\mathbf{Y}}_{1}\overline{\mathbf{Y}}_{2}\overline{\mathbf{Y}}_{3}$	$\overline{Y}_{0}\overline{Y}_{1}\overline{Y}_{2}\overline{Y}_{3}$	$\overline{\mathbf{Y}}_{0}\overline{\mathbf{Y}}_{1}\overline{\mathbf{Y}}_{2}\overline{\mathbf{Y}}_{3}$	
х	A	х	$R_i \wedge S_i$	$\mathbf{R}_i \lor \mathbf{S}_i$	0	0	0	F ₃	G	$\overline{\mathbf{Y}}_{0}\overline{\mathbf{Y}}_{1}\overline{\mathbf{Y}}_{2}\overline{\mathbf{Y}}_{3}$	$\overline{\mathbf{Y}}_{0}\overline{\mathbf{Y}}_{1}\overline{\mathbf{Y}}_{2}\overline{\mathbf{Y}}_{3}$	$\overline{\mathbf{Y}}_{0}\overline{\mathbf{Y}}_{1}\overline{\mathbf{Y}}_{2}\overline{\mathbf{Y}}_{3}$	
x	в	х	$\overline{R}_i \wedge S_i$	$R_i \vee S_i$	0	0	0	F ₃	G	$\overline{\mathbf{Y}}_{0}\overline{\mathbf{Y}}_{1}\overline{\mathbf{Y}}_{2}\overline{\mathbf{Y}}_{3}$	$\overline{\Upsilon}_0\overline{\Upsilon}_1\overline{\Upsilon}_2\overline{\Upsilon}_3$	$\overline{\mathbf{Y}}_{0}\overline{\mathbf{Y}}_{1}\overline{\mathbf{Y}}_{2}\overline{\mathbf{Y}}_{3}$	
X	С	х	$R_i \wedge S_i$	1	0	0	0	F ₃	G	$\overline{\mathbf{Y}}_{0}\overline{\mathbf{Y}}_{1}\overline{\mathbf{Y}}_{2}\overline{\mathbf{Y}}_{3}$	$\overline{\mathbf{Y}}_{0}\overline{\mathbf{Y}}_{1}\overline{\mathbf{Y}}_{2}\overline{\mathbf{Y}}_{3}$	$\overline{Y}_{0}\overline{Y}_{1}\overline{Y}_{2}\overline{Y}_{3}$	
X	D	x	R _i ∧S _i	1	0	0	0	F ₃	G	$\overline{\mathbf{Y}}_{0}\overline{\mathbf{Y}}_{1}\overline{\mathbf{Y}}_{2}\overline{\mathbf{Y}}_{3}$	$\overline{\mathbf{Y}}_{0}\overline{\mathbf{Y}}_{1}\overline{\mathbf{Y}}_{2}\overline{\mathbf{Y}}_{3}$	$\overline{\mathbf{Y}}_{0}\overline{\mathbf{Y}}_{1}\overline{\mathbf{Y}}_{2}\overline{\mathbf{Y}}_{3}$	
X	E	x	R _i ∧S _i	1	0	0	0	F ₃	G	$\overline{Y}_0\overline{Y}_1\overline{Y}_2\overline{Y}_3$	$\overline{\mathbf{Y}}_{0}\overline{\mathbf{Y}}_{1}\overline{\mathbf{Y}}_{2}\overline{\mathbf{Y}}_{3}$	$\overline{Y}_{0}\overline{Y}_{1}\overline{Y}_{2}\overline{Y}_{3}$	
х	F	x	R _i ∧S _i	1	0	0	0	F ₃	G	$\overline{\mathbf{Y}}_{0}\overline{\mathbf{Y}}_{1}\overline{\mathbf{Y}}_{2}\overline{\mathbf{Y}}_{3}$	$\overline{\mathbf{Y}}_{0}\overline{\mathbf{Y}}_{1}\overline{\mathbf{Y}}_{2}\overline{\mathbf{Y}}_{3}$	$\overline{Y}_{0}\overline{Y}_{1}\overline{Y}_{2}\overline{Y}_{3}$	
0	0	L	0 if Z = L R _i ∧ S _i if Z = H	S _i if Z = L R _i V S _i if Z = H	G V PC _n	C _{n + 3} ⊽ C _{n + 4}	P	F ₃	ធ	Input	Input	Q ₀	
1	0	L	(Note 6)		-	-		-		—		—	
1	8	L	(Note 6)				_			_			
2	0	L	0 if Z = L R _i ∧ S _i if Z = H	S _i if Z = L R _i V S _i if Z = H	G V PC _n	C _{n + 3} ⊽ C _{n + 4}	P	F3	G	Input	Input	Q ₀	
3	0	L	(Note 6)	-			-		-		-	—	
4	0	L	(Note 1)	(Note 2)	G V PC _n	C _{n+3} ⊽ C _{n+4}	P	F ₃	ធ	$\overline{Y}_0\overline{Y}_1\overline{Y}_2\overline{Y}_3$	$\overline{Y}_{0}\overline{Y}_{1}\overline{Y}_{2}\overline{Y}_{3}$	$\overline{Y}_{0}\overline{Y}_{1}\overline{Y}_{2}\overline{Y}_{3}$	
5	0	L	0	S₁ if Z = L S₁ if Z = H	G V PC _n	C _{n+3} ⊽ C _{n+4}	P	F ₃ if Z = L F ₃ ⊽ S ₃ if Z = H	G	S3	Input	Input	
6	0	L	0 if Z = L Ā _i ∧ S _i if Z = H	S _i if Z = L R _i ∨S _i if Z = H	G V PC _n	C _{n + 3} ⊽ C _{n + 4}	P	F3	G	Input	Input	Q ₀	
7	0	L	(Note 6)										
8	0	L	0	s,	(Note 3)	$Q_2 \nabla Q_1$	P	Q ₃	G	$\overline{Q}_0\overline{Q}_1\overline{Q}_2\overline{Q}_3$	$\overline{Q}_0 \overline{Q}_1 \overline{Q}_2 \overline{Q}_3$	$\overline{Q}_0\overline{Q}_1\overline{Q}_2\overline{Q}_3$	
9	0	L	(Note 6)	_	-	-	-	-	-	-	-	—	
9	8	L	(Note 6)			-					_	—	
A	0	L	0	Si	(Note 4)	$F_2 \nabla F_1$	P	F ₃	G	(Note 5)	(Note 5)	(Note 5)	
В	0	L	(Note 6)		-		-	-	-	-	-		
с	0	L	R _i ∧ S _i if Z = L R _i ∧ S _i if Z = H	R _i ∨ S _i if Z = L Ř _i ∨ S _i if Z = H	G V PC _n	C _{n+3} ∇ C _{n+4}	P	F3	ច	Sign Compare FF Output	Input	Input	
D	0	L	(Note 6)	-	—		-	—	—		_		
E	0	L	R _i ∧S _i if Z=L R _i ∧S _i if Z=H	R _i ∨ S _i if Z = L R _i ∨ S _i if Z = H	G V PC _n	C _{n+3} ⊽ C _{n+4}	P	F3	ច	Sign Compare FF Output	Input	Input	
F	0	L	(Note 6)									-	

NOTES: 1. If \overline{LSS} is LOW, $G_0 = S_0$ and $G_{1, 2, 3} = 0$. If \overline{LSS} is HIGH, $G_{0, 1, 2, 3} = 0$.

1. If LSS is LOW, $Q_0 = S_0 \text{ and } Q_{1,2,3} = U$ if LSS is HIGH, $Q_{0,1,2,3} = U$. 2. If LSS is LOW, $Q_0 = S_0 \text{ and } Q_{1,2,3} = S_{1,2,3} + ILSS$ is HIGH $P_1 = S_0$. 3. At the most significant slice, $C_{n,4} = Q_0 \nabla Q_2$. At other slices, $C_{n+4} = G \vee PC_n$. 4. At the most significant slice, $C_{n+4} = F_3 \nabla F_2$. At other slices, $C_{n+4} = G \vee PC_n$. 5. $Z = \overline{Q}_0 \overline{Q}_1 \overline{Q}_2 \overline{Q}_3 F_0 \overline{F}_1 \overline{F}_2 \overline{F}_3$.

6. Not valid.

L = LOW = 0

H = HIGH = 1

V = OR

 $\wedge = AND$

 $\mathsf{P} = \mathsf{P}_3\mathsf{P}_2\mathsf{P}_1\mathsf{P}_0$

 $G = G_3 \vee G_2 P_3 \vee G_1 P_2 P_3 \vee G_0 P_1 P_2 P_3$ $G_{n+3} = G_2 \vee G_1 P_2 \vee G_0 P_1 P_2 \vee G_0 P_1 P_2$

Shown below is a circuit diagram for a 16-bit application using four IDT39C03s, one IDT39C02 and a status shift control device. This application has four key speed paths which are defined below:

1. Microcycle Time (TCHCH)

Minimum elapsed time between a LOW-to-HIGH clock transition and the next LOW-to-HIGH clock transition.

2. Data Setup Time (TDVCH)

Minimum allowable time between valid data on the D inputs and the clock LOW-to-HIGH transition.

3. D to Y (TDVYV)

Maximum time needed to receive valid Y output data after the D inputs are valid.

4. CP to Y (TCHYV)

Maximum time required to obtain valid Y outputs after a clock LOW-to-HIGH transition.

TIME IN NANOSECONDS OVER COMMERCIAL OPERATING RANGE

CYCLE	тснсн		TDVCH		TDVYV		тснуу	
	A	В	A	В	A	В	A	В
Logic	99		79	-	59	—	81	-
Logic Rotate	118	-	99	-	79	-	98	-
Arithmetic	130	-	109		91	—	112	
Multiply	152		113		95	-	135	_
Divide	139		113	—	95	-	121	_



TIMING WAVEFORM FOR DATAIN, CLOCK AND Y OUTPUT



ABSOLUTE MAXIMUM RATING⁽¹⁾

SYMBOL	RATING	VALUE	UNIT		
V _{TERM}	Terminal Voltage with Respect to GND	ge -0.5 ⁽³⁾ to +7.0			
T _A	Operating Temperature	-55 to +125	°C		
TBIAS	Temperature Under Bias	-65 to +135	°C		
T _{STG}	Storage Temperature	-65 to +150	°C		
P _T Power Dissipation ⁽²⁾		1.0	w		
I _{OUT}	DC Output Current into Outputs	30	mA		

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. P_T maximum can only be achieved by excessive I_{OL} or I_{OH} .

3. V_{IL} Min. = -3.0V for pulse width less than 20ns.

DC ELECTRICAL CHARACTERISTICS

$T_A = 0^{\circ}C$ to +70°C	V_{CC} = 5.0V \pm 5%	Min. = 4.75V	Max. = 5.25V (Commercial)
T _A = -55°C to +125°C	V_{CC} = 5.0V ± 10%	Min. = 4.50V	Max. = 5.50V (Military)
$V_{1} = 0.2 V_{1}$			

V_{LC} = 0.2V V_{HC} = V_{CC} - 0.2V

SYMBOL	PARAMETER	TEST	CONDITIONS(1)	MIN.	TYP.(2)	MAX.	UNIT	
V _{IH}	Input HIGH Level	Guaranteed Logic H	Guaranteed Logic High Level ⁽⁴⁾			-	v	
V _{IL}	Input LOW Level	Guaranteed Logic L	Guaranteed Logic Low Level ⁽⁴⁾		_	0.8	v	
I _{IH}	Input HIGH Current	V _{CC} = Max., V _{IN} = V _C	$V_{CC} = Max., V_{IN} = V_{CC}$			5	μA	
I _{IL}	Input LOW Current	V _{CC} = Max., V _{IN} = G	V _{CC} = Max., V _{IN} = GND				μA	
			Ι _{OH} = -300μΑ	V _{HC}	V _{CC}	_		
V _{он}	Output HIGH Voltage	V _{CC} = Min. V _W = V _W or V _W	I _{OH} = -12mA MIL.	2.4	4.3	-	V	
			I _{OH} = -15mA COM'L.	2.4	4.3	-		
		V - Min	Ι _{ΟL} = 300μΑ		GND	V _{LC}		
V _{OL}	Output LOW Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$	I _{OL} = 20mA MIL.		0.3	0.5	l v	
			I _{OL} = 24mA COM'L.	_	0.3	0.5		
1	Off State (High Impedance)	V = Max	V _O = 0V	-	—	-40		
'oz	Output Current	V _{CC} - Max.	$V_{O} = V_{CC}$	-		40	μ Α	
I _{os}	Output Short Circuit Current	V _{CC} = Max., V _{OUT} =	$V_{CC} = Max., V_{OUT} = 0V^{(3)}$			-130	mA	

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.

2. Typical values are at V_{CC} = 5.0V, +25°C ambient and maximum loading.

3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

4. These input levels provide zero noise immunity and should only be static tested in a noise-free environment.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

GRADE	AMBIENT TEMPERATURE	GND	V _{cc}
Military	-55°C to +125°C	οv	5.0V ± 10%
Commercial	0°C to +70°C	٥٧	$5.0V \pm 5\%$

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

SYMBOL	PARAMETER(1)	CONDITIONS	TYP.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V	5	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	7	pF

NOTE:

1. This parameter is sampled and not 100% tested.

DC ELECTRICAL CHARACTERISTICS (Cont'd)

$T_A = 0^{\circ}C$ to $+70^{\circ}C$	$V_{ m CC}$ = 5.0V \pm 5%	Min. = 4.75V	Max. = 5.25V (Commercial)
T _A = -55°C to +125°C	V_{CC} = 5.0V \pm 10%	Min. = 4.50V	Max. = 5.50V (Military)
V _{LC} = 0.2V			
$V_{HC} = V_{CC} - 0.2V$			

SYMBOL	PARAMETER	TEST CONDITIONS ⁽¹⁾	TEST CONDITIONS ⁽¹⁾					
I _{CCQH}	Quiescent Power Supply Current CP = H (CMOS Inputs)	$ \begin{array}{l} V_{CC} = Max. \\ V_{HC} \leq V_{IN}, V_{IN} \leq V_{LC} \\ f_{CP} = 0, \ CP = H \end{array} $	_	_	—	mA		
ICCOL	Quiescent Power Supply Current CP = L (CMOS Inputs)	$ \begin{array}{l} V_{CC} = Max. \\ V_{HC} \leq V_{ N}, \ V_{ N} \leq V_{LC} \\ f_{CP} = 0, \ CP = L \end{array} $		-	-	_	mA	
I _{CCT}	Quiescent Input Power Supply ⁽⁵⁾ Current (per Input @ TTL High)	V _{CC} = Max. V _{IN} = 3.4V, f _{CP} = 0		-	-	wayou	mA/ Input	
	Dupamia Rower Supply Current	$V_{CC} = Max.$	MIL.	_	-	_	mA/	
'CCD	Dynamic Fower Supply Current	$v_{HC} \ge v_{IN}, v_{IN} \ge v_{LC}$ Outputs Open, $\overline{OE} = L$	COM'L.			—	MHz	
		V _{CC} = Max., f _{CP} = 10MHz Outputs Open OF = I	MIL.	_	—	_		
	Total Power Supply Current(®)	$\label{eq:CP} \begin{array}{l} CP = 50\% \ Duty \ cycle \\ V_{HC} \leq V_{IN}, \ V_{IN} \leq V_{LC} \end{array}$	COM'L.	_	_	_	mA	
'CC	Total i ower Suppry Currenter	$V_{CC} = Max., f_{CP} = 10MHz$	MIL.	_	25	60		
		$CP = 50\% \text{ Duty cycle}$ $V_{IH} = 3.4V, V_{IL} = 0$	COM'L.	-	25	50		

NOTES:

5. I CCT is derived by measuring the total current with all the inputs tied together at 3.4V, subtracting out I CCOH, then dividing by the total number of inputs.

6. Total Supply Current is the sum of the Quiescent current and the Dynamic current (at either CMOS or TTL input levels). For all conditions, the Total Supply Current can be calculated by using the following equation:

 $I_{CC} = I_{CCQH}(CD_H) + I_{CCQL} (1 - CD_H) + I_{CCT} (N_T \times D_H) + I_{CCD} (f_{CP})$

CD_H = Clock duty cycle high period.

 D_{H} = Data duty cycle TTL high period. N_{T} = Number of dynamic inputs driven at TTL levels.

f_{CP} = Clock Input frequency.

IDT39C03A GUARANTEED COMMERCIAL RANGE PERFORMANCE

The tables below specify the guaranteed performance of the IDT39C03A over the commercial operating range of 0 to +70°C with V_{CC} from 4.75 to 5.25V. All data are in nanoseconds, with inputs switching between 0 and 3V at 1V/ns and measurements made at 1.5V. All outputs have maximum DC load.

TABLE 6. CLOCK AND WRITE PULSE CHARACTERISTICS ALL FUNCTIONS

Minimum Clock Low Time	30ns
Minimum Clock High Time	30ns
Minimum Time CP and WE both Low to Write	15ns

TABLE 7. ENABLE/DISABLE TIMES ALL FUNCTIONS

FROM	то	ENABLE	DISABLE
0E _Y	Y	25	21
OEB	DB	25	21
ĒĀ	DA	25	21
1 ₈	SIO	25	21
I ₈	QIO	38	38
I _{8,7,6,5}	QIO	38	38
I _{4,3,2,1,0}	QIO	38	38
LSS	WR	25	21

NOTE:

 C_{L} = 5.0pF for output disable tests. Measurement is made to a 0.5V change on the output.

TABLE 8. SETUP AND HOLD TIMES ALL FUNCTIONS

From	With Respect To	Setup	Hold	Setup	Hold	Comments
Y	CP	Don't Care	Don't Care	14	3	Store Y in RAM/Q ⁽¹⁾
WE HIGH	CP	15	Tp	WL.	0	Prevent Writing
WE LOW	CP	Don't Care	Don't Care	15	0	Write into RAM
A, B Source	CP	20	3	Don't Care	Don't Care	Latch Data from RAM Out
B Destination	CP	6	T _P	WL.	3	Write Data into B Address
QIO _{0, 3}	CP	Don't Care	Don't Care	17	3	Shift Q
I _{8,7,6,5}	CP	12		20	0	Write into Q ⁽²⁾
IEN HIGH	CP	24		••••••••••••••••••••••••••••••••••••••	0	Prevent Writing into Q
IEN LOW	CP	Don't Care	Don't Care	21	0	Write into Q
I _{4,3,2,1,0}	CP	18		32	0	Write into Q ⁽²⁾

NOTES:

1. The internal Y-bus to RAM setup condition will be met 5ns after valid Y output ($\overline{OE}_{Y} = 0$).

2. The setup time with respect to CP falling edge is to prevent writing. The setup time with respect to CP rising edge is to enable writing.

3. For all other setup conditions not specified in this table, the setup time should be the delay to stable Y output plus the Y to RAM internal setup time. Even if the RAM is not being loaded, this setup condition ensures valid writing into the Q register and sign compare flip-flop.

4. WE controls writing into the RAM. WE controls writing into Q and, indirectly, controls WE through the WRITE/MSS output. To prevent writing, IEN and WE must go HIGH during the entire clock LOW time. They may go LOW after the clock has gone LOW to cause a write, provided the WE LOW and IEN LOW setup times are met. Having gone LOW, they should not be returned HIGH until after the clock has gone HIGH.

5. A and B addresses must be set up prior to the clock HIGH-TO-LOW transition to latch data at the RAM output.

6. Writing occurs when CP and WE are both LOW. The B address should be stable during this entire period.

7. Because I_{8,7,6,5} controls the writing or not writing of data into RAM and Q, they should be stable during the entire clock LOW time unless IEN is HIGH, which prevents writing.

8. The setup time prior to the clock LOW-TO-HIGH transition occurs in parallel with the setup time prior to the clock HIGH-TO-LOW transition and the clock LOW time. The actual setup time requirement on I_{4,3,2,1,0} relative to the clock LOW-TO-HIGH transition is the longer of (1) the setup time prior to clock L → H and (2) the sum of the setup time prior to clock H → L and the clock LOW time.

IDT39C03A GUARANTEED COMMERCIAL RANGE PERFORMANCE STANDARD FUNCTIONS AND INCREMENT BY ONE OR TWO INSTRUCTIONS (SF 4)

	то											
FROM	Y	C _{n+4}	G, P	z	N	OVR	DB	WRITE/ MSS	QIO _{0, 3}	SIO	SIO3	SIO0 PARITY
A, B Addr	67	55	52	74	61	67	28	-	-	41	62	78
DA, DB	58	50	40	65	54	58	-	_		35	59	65
Cn	33	18	_	35	28	26			-	23	30	38
I ₈₋₀	64	64	50	72	61	62	_	34	26*	50*	62*	74*
СР	58	42	43	61	54	58	22	-	22	37	54	60
SIO ₀ , SIO ₃	23	—	—	29	—					—	29	19
MSS	44	-	44	44	44	44				44	44	44
Y		-	—	17		-	-	-			-	-
IEN	-		—		-	-	-	20	-		—	
ĒĀ	58	50	40	65	54	58	-	-	-	35	59	65

NOTES:

1. A "---" means the delay path does not exist.

2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An """ shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.

Standard Functions: See Table 2 Increment SF 4: F = S + 1 + Cn

MULTIPLY INSTRUCTIONS (SF 0, SF 2, SF 6)

	1	то										
FROM	SLICE	Y	C _{n+4}	Ĝ, P	z	N	OVR	DB	WRITE/ MSS	QIO _{0,3}	SIO	
	MSS	67	@			@	@	@	_	—	@	
A, B Addr	IS	@	@	@	-	-	-	@	_	—	@	
	LSS	@	@	@	-		-	@	-	-	@	
	MSS	58	@	—	-	@	@		—	—	@	
DA, DB	IS	@	@	@	-	-		-		—	@	
	LSS	@	@	@		—	—		-		@	
	MSS	35	@	-	-	@	@			—	@	
Cn	IS	@	@	-			-			—	@	
	LSS	@	@	-	-	-	-		-	—	@	
	MSS	94	75	-	-	88	88		-	@	73*	
۱ ₈₋₀	IS	94	75	71	-	-	—		-	@	73*	
	LSS	94	75	71	30	-	_		@	@	73*	
	MSS	58	@	_	-	@	@	@	-	@	@	
CP	IS	@	@	@		-		@		@	@	
	LSS	90	71	67	26	-	-	@	_	@	69	
	MSS	64	45	-	-	58	58	-		_	43	
Z	IS	64	45	41	-	-					43	
	LSS		—	—		—	—	—	-	—		
SIO ₀ , SIO ₃	Any	@				_			—	—		

NOTES:

1. An "--" means the delay path does not exist.

An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.
 An "@" means the delay is the same as in the Standard Functions and Increment by One or Two Instructions Table.

Unsigned Multiply SF 0: F = S + Cn if Z = 0

- F = S + Ch If Z = 0 F = S + R + Ch if Z = 1 Y = Log. F/2
- Q = Log. Q/2
- $Y_3 = C_{n+4} (MSS)$ Z = Q₀ (LSS)

- Two's Complement Multiply SF 2: F = S + Cn if $Z \approx 0$ F = R + S + Cn if Z = 1Y = Log. F/2Q = Log. Q/2 $Y_0 = E_0 \oplus Q/2$ (MSS)
 - $Y_3 = F_3 \oplus OVR (MSS)$ Z = Q₀ (LSS)

Two's Complement Multiply Last Cycle SF 6: F = S + Cn if Z = 0 F = S + R + Cn if Z = 1 Y = Log. F/2 Q = Log. Q/2 Y_3 = OVR \oplus (MSS)

IDT39C03A GUARANTEED COMMERCIAL RANGE PERFORMANCE DIVIDE INSTRUCTIONS (SF A/SF C, SF E)

	то										
FROM	SLICE	Y	C _{n+4}	G, P	Z	N	OVR	DB	WR	QIO _{0,3}	SIO0
	MSS	@	72/@	-	78/—	68	67	@	-	—	71
A, B Addr	IS	@	@	@	@/—	—	—	@	_	-	@
	LSS	@	@	@	@/—	—	—	@	-	-	@
	MSS	@	66/@	-	66/—	55	58	—	—	—	61
DA, DB	IS	@	@	@	@/—	—	—	-	—	—	@
	LSS	@	@	@	@/—	—	-			—	@
	MSS	@	37/@	-	41/—	31	29	-	-	-	36
C _n	IS	@	@	-	@/—	—	—	—	—	—	@
	LSS	@	@	-	@/—	-			—	—	@
	MSS	72/96	89/79	-	80/33	71/91	69/91		-	@	76/98*
I ₈₋₀	IS	72/96	69/79	56/79	80/—	-	—			@	75/98*
	LSS	72/96	69/79	56/79	80/—	—	-		@	@	75/98*
	MSS	@/91	51/74	-	67/28	55/74	58/74	@	—	@	61/93
СР	IS	@	@	@	@/—	—	-	@	-	@	@
	LSS	@	@	@	@/—	-	-	@	-	@	@
	MSS	-	—	—	-	—	—			—	-
Z	IS	—/63	—/46	/46	-	-	-	-	-	-	/65
	LSS	—/63	/46	/46		-	_	_	—	-	/65
SIO ₀ , SIO ₃	Any	@	—	-	—	—	-			-	-

NOTES:

1. An "--" means the delay path does not exist.

2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.

3. An "@" means the delay is the same as in the Standard Functions and Increment by One or Two Instructions Table.

4. If two delays are given, the first is for 1st divide and normalization; the second is for two's complement divide and two's complement divide correction.

Double Length Normalize and First Divide Op

 $\begin{array}{l} {\sf SF} A: {\sf F} = {\sf S} + {\sf Cn} \\ {\sf Y} = {\sf Log}, 2{\sf F} \\ {\sf Q} = {\sf Log}, 2{\sf Q} \\ {\sf SIO}_3 = {\sf F}_3 \oplus {\sf R}_3 ({\sf MSS}) \\ {\sf C}_{n+4} = {\sf F}_3 \oplus {\sf F}_2 ({\sf MSS}) \\ {\sf OVR} = {\sf F}_2 \oplus {\sf F}_1 ({\sf MSS}) \\ {\sf Z} = {\sf Q}_0 {\sf Q}_1 {\sf Q}_2 {\sf Q}_3 {\sf F}_0 {\sf F}_1 {\sf F}_2 {\sf F}_3 \\ {\sf Z} = {\sf Q}_0 {\sf Q}_1 {\sf Q}_2 {\sf Q}_3 {\sf F}_0 {\sf F}_1 {\sf F}_2 {\sf F}_3 \\ \end{array}$

Two's Complement Divide SF C: F = R + S + Cn if Z = 0F = S - R - 1 + Cn if Z = 1Y = Log. 2FQ = Log. 2QSIO₃ = $\overline{F_3 \oplus R_3}$ (MSS) $Z = \overline{F_3 \oplus R_3}$ (MSS) from previous cycle Two's Complement Divide Correction and Remainder SF E: F = R + S + Cn if Z = 0

$$F = S - R - 1 + Cn \text{ if } Z = 1$$

Q = Log. 2Q Z = $\overline{F_3 \oplus R_3}$ (MSS) from previous cycle

IDT39C03A GUARANTEED COMMERCIAL RANGE PERFORMANCE SIGN MAGNITUDE TO TWO'S COMPLEMENT CONVERSION (SF 5)

						то					
FROM	SLICE	Y	C _{n+4}	Ĝ, P	z	N	OVR	DB	WRITE/ MSS	QIO _{0,3}	SIO3
	MSS	97	81		42	89	89	@	-		102
A, B Addr	IS	@	@	@	-	-	-	@	-	-	@
	LSS	@	@	@	-	-	-	@	-		@
	MSS	94	76		37	84	84	-		-	97
DA, DB	IS	@	@	@	-		-	-			@
	LSS	@	@	@		-	-		-	_	@
	MSS	33	@			32	27			-	@
C _n	IS	@	@		-	-		-			@
	LSS	@	@	-		-	-	_	-	-	@
	MSS	85	67	-	28	82	73	-	_	@	88*
I ₈₋₀	IS	85	67	63		-		-		@	88*
	LSS	85	67	63		-		-	@	@	88*
	MSS	94	76	-	37	84	84	@	-	@	97
CP	IS	@	@	@		-	-	@		@	@
	LSS	@	@	@		-	-	@		@	@
	MSS	_	-				-	—	-	-	
Z	IS	57	39	35	-	-	-	-	-	-	60
	LSS	57	39	35			-	—	-	-	60
SIO ₀ , SIO ₃	Any	@	-		-	-	-		-	_	-

NOTES:

1. An "--" means the delay path does not exist.

2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an """ is the delay to correct data on an enabled output. An """ shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.

3. An "@" means the delay is the same as in the Standard Functions and Increment by One or Two Instructions Table.

SF 5: F = S + Cn if Z = 0 F = S + Cn if Z = 1 $Y_3 = S_3 \oplus F_3 (MSS)$ Z = S₃ (MSS) Q = Q $N = F_3 \text{ if } Z = 0$ $N = F_3 \bigoplus S_3 \text{ if } Z = 1$

IDT39C03A GUARANTEED COMMERCIAL RANGE PERFORMANCE SINGLE LENGTH NORMALIZATION (SF 8)

		то										
FROM	SLICE	Y	C _{n + 4}	G, P	z	N	OVR	DB	WRITE/ MSS	QIO _{0,3}	SIO3	
	MSS	@			-		-	@	-	-	@	
A, B Addr	IS	@	@	@	-	-	—	@	-	-	@	
	LSS	@	@	@	—	-	-	@		-	@	
	MSS	@		-	—	—	-	—	_	-	@	
DA, DB	IS	@	@	@		—	—			—	@	
	LSS	@	@	@	-	—	—	—		—	@	
	MSS	@	-	-	—	—	—	—	-	—	0	
C _n	IS	@	@		—	—	-		-	-	@	
	LSS	@	@	-	—	—	. —	—	-	-	@	
	MSS	64	37	-	29	24	24	-	-	@	62*	
1 ₈₋₀	IS	64	64	50	29	—		-	—	@	62*	
	LSS	64	64	50	29	-	—	—	@	@	62*	
	MSS	@	29		26	26	29	@	-	@	@	
СК	IS	@	@	@	26	-		@		@	@	
	LSS	@	@	@	26	-	—	@		@	@	
	MSS	-	-			-				-	—	
Z	IS	—	-		-	—	—		-	-	—	
	LSS	-	—		-	-				—	—	
SIO ₀ , SIO ₃	Any	@		-	·	—	—	—		—	—	

NOTES:

1. An "--" means the delay path does not exist.

An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.
 An "@" means the delay is the same as in the Standard Functions and Increment by One or Two Instructions Table.

SF 8: F = S + Cn

 $\begin{array}{l} C_{n+4} = Q_3 \oplus Q_2 \ (MSS) \\ Z = \overline{Q}_0 \overline{Q}_1 \overline{Q}_2 \overline{Q}_3 \end{array}$

OVR = $Q_2 \oplus Q_1$ (MSS)

N = Q₃ (MSS) Y = F

Q = LOG. 2Q

IDT39C03A GUARANTEED MILITARY RANGE PERFORMANCE

The tables below specify the guaranteed performance of the IDT39C03A over the military operating range of -55°C to +125°C with V_{CC} from 4.5 to 5.5V. All data are in nanoseconds, with inputs switching between 0 and 3V at 1V/ns and measurements made at 1.5V. All outputs have maximum DC load.

TABLE 9. CLOCK AND WRITE PULSE CHARACTERISTICS ALL FUNCTIONS

Minimum Clock Low Time	30ns
Minimum Clock High Time	30ns
Minimum Time CP and WE both Low to Write	30ns

TABLE 10. ENABLE/DISABLE TIMES ALL FUNCTIONS

FROM	то	ENABLE	DISABLE
OE _Y	Y	25	21
OEB	DB	25	21
EA	DA	25	21
1 ₈	SIO	25	21
1 ₈	QIO	38	38
I _{8,7,6,5}	QIO	38	38
I _{4,3,2,1,0}	QIO	38	35
LSS	WR	30	25

NOTE:

 C_L = 5.0pF for output disable tests. Measurement is made to a 0.5V change on the output.

TABLE 11. SETUP AND HOLD TIMES ALL FUNCTIONS

		HIGH-1	ro-LOW	D-HIGH	_		
FROM	WITH RESPECT TO	SET-UP	HOLD	SET-UP	HOLD	COMMENTS	
Y	СР	Don't Care	Don't Care	14	3	Store Y in RAM/Q ⁽¹⁾	
WE HIGH	СР	15	T _P	WL	0	Prevent Writing	
WE LOW	СР	Don't Care	Don't Care	15	0	Write into RAM	
A, B Source	СР	20	3	Don't Care	Don't Care	Latch Data from RAM Out	
B Destination	СР	6	T _P	WL	3	Write Data into B Address	
QIO _{0,3}	СР	Don't Care	Don't Care	17	3	Shift Q	
I _{8,7,6,5}	СР	12	-	20	0	Write into Q ⁽²⁾	
IEN HIGH	СР	24			0	Prevent Writing into Q	
IEN LOW	СР	Don't Care	Don't Care	21	0	Write into Q	
I _{4,3,2,1,0}	СР	18	-	32	0	Write into Q ⁽²⁾	

NOTES:

1. The internal Y-bus to RAM setup condition will be met 5ns after valid Y output ($\overline{OE}_{Y} = 0$).

2. The setup time with respect to CP falling edge is to prevent writing. The setup time with respect to CP rising edge is to enable writing.

3. For all other setup conditions not specified in this table, the setup time should be the delay to stable Y output plus the Y to RAM internal setup time. Even if the RAM is not being loaded, this setup condition ensures valid writing into the Q register and sign compare flip-flop.

4. WE controls writing into the RAM. IEN controls writing into Q and, indirectly, controls WE through the WRITE/MSS output. To prevent writing, IEN and WE must go HIGH during the entire clock LOW time. They may go LOW after the clock has gone LOW to cause a write, provided the WE LOW and IEN LOW setup times are met. Having gone LOW, they should not be returned HIGH until after the clock has gone HIGH.

5. A and B addresses must be set up prior to the clock HIGH-TO-LOW transition to latch data at the RAM output.

6. Writing occurs when CP and WE are both LOW. The B address should be stable during this entire period.

7. Because I 8,7,6,5 controls the writing or not writing of data into RAM and Q, they should be stable during the entire clock LOW time unless TEN is HIGH, which prevents writing.

8. The setup time prior to the clock LOW-TO-HIGH transition occurs in parallel with the setup time prior to the clock HIGH-TO-LOW transition and the clock LOW time. The actual setup time requirement on I_{4,3,2,1,0} relative to the clock LOW-TO-HIGH transition is the longer of (1) the setup time prior to clock L→ H and (2) the sum of the setup time prior to clock H→ L and the clock LOW time.

IDT39C03A GUARANTEED MILITARY RANGE PERFORMANCE STANDARD FUNCTIONS AND INCREMENT BY ONE OR TWO INSTRUCTIONS (SF 4)

	то												
FROM	Y	C _{n+4}	Ĝ, P	z	N	OVR	DB	WRITE/ MSS	QIO _{0, 3}	SIO	SIO3	SIO0 PARITY	
A, B Addr	70	58	52	78	68	67	28		-	47	71	84	
DA, DB	60	52	40	66	55	58	-	-	-	35	61	74	
Cn	35	19	_	41	31	29	_	-	-	23	33	40	
I ₈₋₀	72	69	56	80	71	69	-	36	26*	58*	75*	89*	
СР	60	42	43	67	55	58	22	-	25	41	61	66	
SIO ₀ , SIO ₃	26	-	-	29	—	-	-	-	—		29	19	
MSS	44	-	44	44	44	44		-	—	44	44	44	
Y	-	-		17	—	_	-	-	—	—		-	
IEN	-	-	-	-			-	20		-	-	-	
ĒĀ	60	52	40	66	55	58	-	-		35	61	74	

NOTES:

1. A "--" means the delay path does not exist.

2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.

Standard Functions: See Table 2 Increment SF 4: F = S + 1 + Cn

MULTIPLY INSTRUCTIONS (SF 0, SF 2, SF 6)

						то					
FROM	SLICE	Y	C _{n+4}	Ğ, P	z	N	OVR	DB	WRITE/ MSS	Q10 _{0,3}	SIO
	MSS	72	@		_	@	@	@	-		@
A, B Addr	18	@	@	@	-	_	-	@	-		@
	LSS	@	@	@	-		-	@	-		@
	MSS	62	@	-	-	@	@		-		@
DA, DB	IS	@	@	@		—	-	-	-	—	@
	LSS	@	@	@	-	-	-	-			@
	MSS	40	@			@	@	_	_	-	@
Cn	IS	@	@	_	-		-		-		@
	LSS	@	@	_	_	-		_		-	@
	MSS	108	84	-		98	98	-		@	81*
۱ ₈₋₀	IS	108	84	80		_	-		- 1	@	81*
	LSS	108	84	80	33	_		_	@	@	81*
	MSS	62	@	-		@	@	@	_	@	@
CP	IS	@	@	@	-	-	-	@	-	@	@
	LSS	104	80	74	29			@		@	77
	MSS	75	51		-	65	65		-		48
Z	IS	75	51	47			-	-		—	48
	LSS	-	-			-	-	-	-		
SIO ₀ , SIO ₃	Any	@							-		

NOTES:

1. An "---" means the delay path does not exist.

2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else. 3. An "@" means the delay is the same as in the Standard Functions and Increment by One or Two Instructions Table.

Unsigned Multiply

- SF 0: F = S + Cn if Z = 0
 - F = S + R + Cn if Z = 1
 - Y = Log. F/2
 - Q = Log. Q/2
 - $Y_3 = C_{n+4} (MSS)$ Z = Q₀ (LSS)

Two's Complement Multiply SF 2: F = S + Cn if Z = 0 F = R + S + Cn if Z = 1 Y = Log. F/2 Q = Log. Q/2

 $Y_3 = F_3 \oplus OVR (MSS)$ $\vec{Z} = \vec{Q_0}$ (LSS)

Two's Complement Multiply Last Cycle SF 6: F = S + Cn if Z = 0

F = S - R - 1 + Cn if Z = 1 Y = Log. F/2 $Q \approx Log. Q/2$ $Y_3 = OVR \oplus F_3 (MSS)$

$\breve{Z} = Q_0 (LSS)$

то FROM WR SLICE C_{n + 4} G, P z Ν OVR DB QIO_{0.3} SIO Y MSS @ 72/@ 78/-68 67 @ 71 A B Addr IS @ @/---@ @ ____ -----@ _ ____ @ LSS @ @ @ @/-_ @ @ MSS @ 66/@ 66/---55 58 61 -DA, DB IS @/--_ @ @ @ ----------@ LSS @ @ @ @/-@ 36 MSS @ 37/@ _ 41/-31 29 ____ ____ -----IS Cn @ @ @ ____ @/--...... ____ _ -----LSS @ @ @/--@ _ ----MSS 72/96 89/79 71/91 69/91 76/98* 80/33 -----____ @ IS 72/96 69/79 56/79 80/-@ 75/98 18-0 _ ____ 80/-75/98* LSS 72/96 69/79 56/79 _ _ ____ @ @ MSS 51/74 55/74 61/93 @/91 67/28 58/74 @ _ @ _ CP IS @ @ @ @/--_ ____ @ @ @ LSS @ @ @/-@ @ @ @ ____ MSS -----------Ζ IS --- /65 --/63 ---/46 --/46 _ ____ ____ ____ ____ —/65 LSS -/63 ---/46 --/46 _ ____ -----_ _ ____ SIO₀, SIO₃ Any @ ____ ____ -----_ _ _ ____ _ ____

IDT39C03A GUARANTEED MILITARY RANGE PERFORMANCE DIVIDE INSTRUCTIONS (SF A/SF C, SF E)

NOTES:

1. An "-" means the delay path does not exist.

2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.

3. An "@" means the delay is the same as in the Standard Functions and Increment by One or Two Instructions Table.

Double Length Normalize and First Divide Op

SF A: F = S + Cn
Y = Log. 2F
Q = Log. 2Q
$SIO_3 = F_3 \oplus R_3 (MSS)$
$C_{n+4} = F_3 \oplus F_2$ (MSS)
$OVR = F_2 \oplus F_1 (MSS)$
$Z = \overline{Q_0} \overline{Q_1} \overline{Q_2} \overline{Q_3} \overline{F_0} \overline{F_1} \overline{F_2} \overline{F_3}$

Two's Complement Divide
SF C: F = R + S + Cn if Z = 0
F = S – R –1 + Cn if Z = 1
Y = Log. 2F
Q = Log. 2Q
$SIO_3 = \overline{F_3 \oplus R_3}$ (MSS)
$Z = F_3 \oplus R_3$ (MSS) from
previous cycle

4. If two delays are given, the first is for 1st divide and normalization; the second is for two's complement divide and two's complement divide correction.

Two's Complement Divide Correction and Remainder SF E: F = R + S + Cn if Z = 0 F = S - R - 1 + Cn if Z = 1 Y = F Q = Log. 2Q

 $Z = \overline{F_3 \oplus R_3}$ (MSS) from previous cycle

IDT39C03A GUARANTEED MILITARY RANGE PERFORMANCE SIGN MAGNITUDE TO TWO'S COMPLEMENT CONVERSION (SF 5)

	то											
FROM	SLICE	Y	C _{n+4}	Ĝ, P	z	N	OVR	DB	WRITE/ MSS	QIO _{0,3}	SIO3	
	MSS	114	95	-	49	106	106	@	-	_	125	
A, B Addr	IS	@	@	@	—	_	-	@	-	—	@	
	LSS	@	@	@	—	-	_	@	-	_	@	
	MSS	108	89		43	101	101	-	-	—	119	
DA, DB	IS	@	@	@	-	-	-	—	-	—	@	
	LSS	@	@	@				-	-	—	@	
	MSS	36	@	—		35	29	-	-	_	@	
C _n	IS	@	@		-	-		-	-		@	
	LSS	@	@	-				-	-	—	@	
	MSS	98	79	—	33	97	88	-	-	@	109*	
I ₈₋₀	IS	98	79	73	-	-	-	-	-	@	109*	
	LSS	98	79	73				-	@	@	109*	
	MSS	108	89	-	43	101	101	@		@	119	
CP	IS	@	@	@	-			@	-	@	@	
	LSS	@	@	@		_		@		@	@	
	MSS		-					-				
Z	IS	65	46	40		-	—	-	-		76	
	LSS	65	46	40	-	-	—	_		-	76	
EN												
SIO ₀ , SIO ₃	Any	-		_	_	-			-			

NOTES:

1. An "-" means the delay path does not exist.

An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.
 An "@" means the delay is the same as in the Standard Functions and Increment by One or Two Instructions Table.

SF 5: F = S + Cn if Z = 0 F = S + Cn if Z = 1 $Y_3 = S_3 \oplus F_3 (MSS)$ $Z = S_3 (MSS)$ Y = F

						то					
FROM	SLICE	Y	C _{n+4}	Ĝ, P	z	N	OVR	DB	WRITE/ MSS	QIO _{0,3}	SIO3
	MSS	@		_			-	@		—	@
A, B Addr	IS	@	@	@		-	-	@	-	-	@
	LSS	@	@	@	-	-	-	@	_	-	@
	MSS	@	-	-	-	-	-	_	—	—	@
DA, DB	IS	@	@	@	-	-	-	_	-		@
	LSS	@	@	@	-	-	-	_	-		@
	MSS	@	-	-	-	_	-	_	-		@
Cn	IS	@	@	-	-	-		_	_		@
	LSS	@	@	-	-	-	-	-	-	-	@
	MSS	72	47	-	33	27	27	-	-	@	75*
I ₈₋₀	IS	72	69	56	33			_	-	@	75*
	LSS	72	69	56	33	-		-	@	@	75*
	MSS	@	31	-	28	26	31	@	-	@	@
СК	IS	@	@	@	28		-	@		@	@
	LSS	@	@	@	28		-	@	-	@	@
	MSS		-	—	-			_			—
Z	IS			-				-	-	—	
	LSS				-		-	-			-
SIO ₀ , SIO ₃	Any	@	-		_	-		-	-		

IDT39C03A GUARANTEED MILITARY RANGE PERFORMANCE SINGLE LENGTH NORMALIZATION (SF 8)

NOTES:

1. An "--" means the delay path does not exist.

An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.
 An "@" means the delay is the same as in the Standard Functions and Increment by One or Two Instructions Table.

 $OVR = Q_2 \oplus Q_1 (MSS)$

 $\begin{array}{c} C_{n+4} = Q_3 \bigoplus Q_2(MSS) \\ Z = \bar{Q}_0 \bar{Q}_1 \bar{Q}_2 \bar{Q}_3 \end{array}$

SF 8: F = S + Cn

N = Q₃ (MSS) Y = F

Q = LOG. 2Q

IDT39C03B GUARANTEED COMMERCIAL RANGE PERFORMANCE

The tables below specify the guaranteed performance of the IDT39C03A over the commercial operating range of 0 to +70°C with V_{CC} from 4.75 to 5.25V. All data are in nanoseconds, with inputs switching between 0 and 3V at 1V/ns and measurements made at 1.5V. All outputs have maximum DC load.

TABLE 12. CLOCK AND WRITE PULSE CHARACTERISTICS ALL FUNCTIONS

Minimum Clock Low Time	-
Minimum Clock High Time	
Minimum Time CP and WE both Low to Write	

TABLE 13. ENABLE/DISABLE TIMES ALL FUNCTIONS

FROM	то	ENABLE	DISABLE
OEy	Y		
OEB	DB	-	_
ĒĀ	DA	-	-
I ₈	SIO		
1 ₈	QIO	_	
8,7,6,5	QIO	_	-
I _{4,3,2,1,0}	QIO	_	
LSS	WR	—	-

NOTE:

C_L = 5.0pF for output disable tests. Measurement is made to a 0.5V change on the output.

TABLE 14. SETUP AND HOLD TIMES ALL FUNCTIONS

			.	193	en la c	-
		HIGH-T	O-LOW	LOW-TO	—HIGH	
			Te	w/		
From	With Respect To	Setup	Hold	Setup	Hold	Comments
Y	CP		10 - 14	_	-	Store Y in RAM/Q ⁽¹⁾
WE HIGH	CP	40	%	-	-	Prevent Writing
WE LOW	СР	- 64	_		-	Write into RAM
A, B Source	СР	al an	-		-	Latch Data from RAM Out
B Destination	CP	4999-	-	-	-	Write Data into B Address
QIO _{0, 3}	CP			_	-	Shift Q
I _{8,7,6,5}	СР			—	—	Write into Q ⁽²⁾
IEN HIGH	СР	-			-	Prevent Writing into Q
IEN LOW	CP			_		Write into Q
I _{4,3,2,1,0}	СР				-	Write into Q ⁽²⁾

NOTES:

1. The internal Y-bus to RAM setup condition will be met 5ns after valid Y output ($\overline{OE}_{Y} = 0$).

2. The setup time with respect to CP falling edge is to prevent writing. The setup time with respect to CP rising edge is to enable writing.

- 3. For all other setup conditions not specified in this table, the setup time should be the delay to stable Y output plus the Y to RAM internal setup time. Even if the RAM is not being loaded, this setup condition ensures valid writing into the Q register and sign compare flip-flop.
- 4. WE controls writing into the RAM. WE controls writing into Q and, indirectly, controls WE through the WRITE/MSS output. To prevent writing, IEN and WE must go HIGH during the entire clock LOW time. They may go LOW after the clock has gone LOW to cause a write, provided the WE LOW and IEN LOW setup times are met. Having gone LOW, they should not be returned HIGH until after the clock has gone HIGH.
- 5. A and B addresses must be set up prior to the clock HIGH-TO-LOW transition to latch data at the RAM output.
- 6. Writing occurs when CP and WE are both LOW. The B address should be stable during this entire period.
- 7. Because I 8,7.6.5 controls the writing or not writing of data into RAM and Q, they should be stable during the entire clock LOW time unless IEN is HIGH, which prevents writing.
- 8. The setup time prior to the clock LOW-TO-HIGH transition occurs in parallel with the setup time prior to the clock HIGH-TO-LOW transition and the clock LOW time. The actual setup time requirement on I_{4.3.2.1.0} relative to the clock LOW-TO-HIGH transition is the longer of (1) the setup time prior to clock L → H and (2) the sum of the setup time prior to clock H → L and the clock LOW time.

IDT39C03B GUARANTEED COMMERCIAL RANGE PERFORMANCE STANDARD FUNCTIONS AND INCREMENT BY ONE OR TWO INSTRUCTIONS (SF 4)

						т	o					
FROM	Y	C _{n+4}	G, P	z	N	OVR	DB	WRITE/ MSS	QIO _{0,3}	SIO	SIO ₃	SIO₀ PARITY
A, B Addr	-	-	_		-	-	-	-	-	-	-	-
DA, DB	-	-		-			-	-	-	_	-	
Cn				—				-	-	_	—	
I ₈₋₀	-			-		_	-	-	-	-		
СР	-		-		-	-		-	-		—	
SIO ₀ , SIO ₃	-	—	-		-	_	-	-			-	—
MSS	-	—	-	-	-	-	-	—	-			-
Y	-	—	-		—	-	-				-	- 1
IEN	-		-	-	-	_	-		<u> </u>		—	-
ĒĀ	-		-	_	-	-	-			- 1. 	_	-

NOTES:

1. A "---" means the delay path does not exist.

2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.

Standard Functions: See Table 2 Increment SF 4: F = S + 1 + Cn

MULTIPLY INSTRUCTIONS (SF 0, SF 2, SF 6)

			-	den de		то					
FROM	SLICE	Y	C _{n+4}	Ĝ, P	z	N	OVR	DB	WRITE/ MSS	QIO _{0,3}	SIO0
	MSS		- 2	1 1 1	-	-	-	-	-	-	-
A, B Addr	IS	1.4	-		-	-		_		-	
	LSS		1	—	-	—	—	-	-	—	
57	MSS	2.50	-	-	-		-	-	-	-	—
DA, DB	IS		—	-	-		—	-	-	-	—
	LSS	-	—	. —	-	_	_	-	-		-
a de la compañía de l	MSS	-		-			-	-			_
C _n	IS	-	—	—	-	-	-	—	-	-	-
	LSS	-	—		-		-	-	-		-
	MSS	-	-		-	-	-	-	-	-	-
I ₈₋₀	IS	-	-	-	-	-	-		-	-	-
	LSS	-	—	—	-	-	-		-	-	-
	MSS	—	-	—		—	-	—	-	-	—
CP	IS		—	-	-	-	-	—	-		—
	LSS	—		—	—		-	-	-	—	
	MSS	-	—		-	-	-	-			—
Z	IS	—	—	—	-	-	_	—	-	-	-
	LSS	—	—	—	-	-	-	—		—	
SIO ₀ , SIO ₃	Any	-	-	-		-	-	-	-	_	-

NOTES:

1. An "---" means the delay path does not exist.

An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.
 An "@" means the delay is the same as in the Standard Functions and Increment by One or Two Instructions Table.

Unsigned Multiply

Unsigned Multiply	i wo s Comp
SF 0: F = S + Cn if Z = 0	SF 2: F = S +
F = S + R + Cn if Z = 1	F = R +
Y = Log. F/2	Y = Log
Q = Log. Q/2	Q = Log
$Y_3 = C_{n+4}$ (MSS)	Y ₃ = F ₃
$Z = Q_0 (LSS)$	$\vec{z} = \vec{Q_0}$

 $\begin{array}{l} \text{Two's Complement Multiply}\\ \text{SF 2: } F = S + Cn \text{ if } Z = 0\\ F = R + S + Cn \text{ if } Z = 1\\ Y = \text{Log. } F/2\\ Q = \text{Log. } Q/2\\ Y_3 = F_3 \oplus \text{OVR} (\text{MSS})\\ Z = Q_0 (\text{LSS}) \end{array}$

 $\begin{array}{l} \mathsf{Two's} \ \mathsf{Complement} \ \mathsf{Multiply} \ \mathsf{Last} \ \mathsf{Cycle} \\ \mathsf{SF} \in \mathsf{F} = \mathsf{S} + \mathsf{Cn} \ \mathsf{if} \ \mathsf{Z} = 0 \\ \mathsf{F} = \mathsf{S} + \mathsf{R} + \mathsf{Cn} \ \mathsf{if} \ \mathsf{Z} = 1 \\ \mathsf{Y} = \mathsf{Log} , \ \mathsf{F/2} \\ \mathsf{Q} = \mathsf{Log} , \ \mathsf{Q/2} \\ \mathsf{Y}_3 = \mathsf{OVR} \oplus (\mathsf{MSS}) \\ \mathsf{Z} = \mathsf{Q}_0 \ (\mathsf{LSS}) \end{array}$

IDT39C03B GUARANTEED COMMERCIAL RANGE PERFORMANCE DIVIDE INSTRUCTIONS (SF A/SF C, SF E)

FROM						то					
FROM	SLICE	Y	C _{n+4}	Ğ, P	z	N	OVR	DB	WR	QIO _{0,3}	SIO0
	MSS	-	-	—	-	-	-	-		-	-
A, B Addr	IS	-					_	-	-	-	-
	LSS	—		-	—	-	-	—		-	—
	MSS	—	-	-		-		-		-	-
DA, DB	IS	—	—	—	-	—	-		—	-	—
	LSS	—	—	-	-	—	—	—	—	-	_
	MSS	—	-	-	-	-	—	—	-	-	
C _n	IS		—	-		_		-		—	-
	LSS	-	_	—	-	-	—	-	-	-	-
	MSS	-	-			-	_	- 🦪			-
I ₈₋₀	IS	-	_	—	-	_	-	-		-	-
	LSS	—	-	-	-	_	- <	—		-	-
	MSS			-				-	<i>P</i> −	-	-
СР	IS	-	-	-		-	-	— ·	-	-	-
	LSS	-	—	-	-	-	—	—	-	-	-
	MSS	-	_	—		-	ł	-	-	-	
Z	IS	—			-	-		—	-	-	-
	LSS	_	-	-	-	-	-	-	-	-	-
SIO ₀ , SIO ₃	Any	-	_	_	-	—	-	-	-	-	-

NOTES:

1. An "---" means the delay path does not exist.

2. An """ means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.

3. An "@" means the delay is the same as in the Standard Functions and Increment by One or Two Instructions Table. 4. If two delays are given, the first is for 1st divide and normalization; the second is for two's complement divide and two's complement divide correction.

Double Length Normalize and First Divide Op

SF A: F = S + Cn Y = Log. 2F

Q = Log. 2Q $\begin{array}{l} G = Log. 2G \\ SIO_3 = F_3 \oplus F_3 (MSS) \\ C_{n+4} = F_3 \oplus F_2 (MSS) \\ OVR = F_2 \oplus F_1 (MSS) \\ Z = Q_0 \overline{Q}_1 \overline{Q}_2 \overline{Q}_3 \overline{F}_0 \overline{F}_1 \overline{F}_2 \overline{F}_3 \end{array}$

Two's Complement Divide SF C: F = R + S + Cn if Z = 0 F = S - R -1 + Cn if Z = 1 Y = Log. 2F Q = Log. 2Q SIO₃ = $\overline{F_3 \oplus R_3}$ (MSS) Z = $\overline{F_3 \oplus R_3}$ (MSS) from previous cycle

Two's Complement Divide Correction and Remainder

SF E: F = R + S + Cn if Z = 0 F = S - R - 1 - Cn if Z = 1

Y = F

- Q = Log. 2Q $Z = \overline{F_3 \oplus R_3}$ (MSS) from previous cycle

IDT39C03B GUARANTEED COMMERCIAL RANGE PERFORMANCE SIGN MAGNITUDE TO TWO'S COMPLEMENT CONVERSION (SF 5)

						то					
FROM	SLICE	Y	C _{n+4}	Ğ, P	z	N	OVR	DB	WRITE/ MSS	QIO _{0,3}	SIO3
	MSS		—	—	-	—				-	—
A, B Addr	IS		-	—	-	—	—	—		-	
	LSS		-	—		—	-	-	_	—	
	MSS		_	—	-	-	-	—	—	-	_
DA, DB	IS		-	—	-	—		—	—	-	
	LSS		-	—	—		—	-	-	-	-
	MSS		-	-	—		_			-	
C _n	IS		-		—	—	_			-	
	LSS		-		—		-		—	-	
	MSS		-	-	-	-				—	
I ₈₋₀	IS					—	- 1		-	-	
	LSS		-	-	-	—			. –	—	
	MSS		-		—	—				-	
CP	IS		-	-	-	, 2000 		n. <u>4</u>	-	—	
	LSS	-	-	-	—			—	—	_	
	MSS	-	_	-	-	o ca - T agong	5 500 <u>-</u>	-	-	-	
z	IS		-	- 3		-	-			-	_
	LSS		-		-		-		-	—	_
SIO ₀ , SIO ₃	Any		- 33						-	-	_
TES:					ality.						

NOTES:

1. An "--" means the delay path does not exist.

2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else. 3. An "@" means the delay is the same as in the Standard Functions and Increment by One or Two Instructions Table.

SF 5: F = S + Cn if Z = 0

F = S + Cn if Z = 1

s the same $\mathbf{Y_3} = \mathbf{S}_3 \oplus \mathbf{F}_3 \text{ (MSS)}$ $\mathbf{Z} = \mathbf{S}_3 \text{ (MSS)}$

Q = Q $N = F_3$ if Z = 0 N = F₃ ⊕ S₃ if Z = 1

						то					
FROM	SLICE	Ŷ	C _{n + 4}	G, P	z	N	OVR	DB	WRITE/ MSS	QIO _{0,3}	Ş
· · · · · · · · · · · · · · · · · · ·	MSS		-	-	-	-	-		-		-
A, B Addr	IS		-	—		-			-		
	LSS		-	—	-			-		—	
	MSS	_	-	-		-	-	-		_	
DA, DB	IS		-		-	-	-	-	_	-	
	LSS		-	-	_	-	-			_	
	MSS		-	-	_	-	-			_	
C _n	IS		-	-			-	- 1		_	
	LSS		-	—	-	-	—		-	-	
	MSS			—		-				-	
I ₈₋₀	IS		-	-	—	-		2 – S	\$ -	—	
	LSS					-	1990 B	199 <u>9</u>			
	MSS		-		-	4755	S 33.	-	_	-	
СК	IS		-	-	- "		-			-	
	LSS		-	-		<u> </u>	× _		-	-	
	MSS		-	/	-	20 4 7	—	-			
Z	IS	—	-	and the second sec		<u></u>	—		—	—	
	LSS	-				-	—	-		—	
SIO ₀ , SIO ₃	Any		-32		3. ² -	-	-		_	-	

IDT39C03B GUARANTEED COMMERCIAL RANGE PERFORMANCE SINGLE LENGTH NORMALIZATION (SF 8)

NOTES:

1. An "-" means the delay path does not exist.

2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An """ shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else. 3. An "@" means the delay is the same as in the Standard Functions and Increment by One or Two Instructions Table.

SF 8: F = S + Cn

 $N = Q_3 (MSS)$ Y = F Q = LOG. 2Q

 $C_n \neq 4 = Q_3 \oplus Q_2$ (MSS) $Z = \overline{Q}_0 \overline{Q}_1 \overline{Q}_2 \overline{Q}_3$

 $OVR = Q_2 \oplus Q_1 (MSS)$

IDT3903B GUARANTEED MILITARY RANGE PERFORMANCE

The tables below specify the guaranteed performance of the IDT39C03B over the military operating range of -55°C to +125°C with V_{CC} from 4.5 to 5.5V. All data are in nanoseconds, with inputs switching between 0 and 3V at 1V/ns and measurements made at 1.5V. All outputs have maximum DC load.

TABLE 15. CLOCK AND WRITE PULSE CHARACTERISTICS ALL FUNCTIONS

Minimum Clock Low Time	
Minimum Clock High Time	
Minimum Time CP and WE both Low to Write	-

TABLE 16. ENABLE/DISABLE TIMES ALL FUNCTIONS

FROM	то	ENABLE	DISABLE
ŌĒy	Y	—	-
OEB	DB	—	—
ĒĀ	DA		—
۱ ₈	SIO		
1 ₈	QIO	-	-
I _{8,7.6,5}	QIO	-	
I _{4,3,2,1,0}	QIO	—	_
LSS	WR	—	_

NOTE:

CL = 5.0pF for output disable tests. Measurement is made to a 0.5V change on the output.

TABLE 17. SETUP AND HOLD TIMES ALL FUNCTIONS

		44 47 7	n an an air an	8704 Nogra		
FROM	WITH RESPECT TO	SET-UP	HOLD	SET-UP	HOLD	COMMENTS
Y	СР					Store Y in RAM/Q ⁽¹⁾
WE HIGH	СР	n an	in'	—	-	Prevent Writing
WE LOW	СР	na ng than the second		—	-	Write into RAM
A, B Source	CP	in a second s	-			Latch Data from RAM Out
B Destination	СР		-		_	Write Data into B Address
QIO _{0, 3}	CP		-	-		Shift Q
I _{8,7,6,5}	CP	warms				Write into Q ⁽²⁾
IEN HIGH	CP	-	—		—	Prevent Writing into Q
IEN LOW	CP	_	—	—	_	Write into Q
I _{4,3,2,1,0}	CP	-	—	—	-	Write into Q ⁽²⁾

NOTES:

1. The internal Y-bus to RAM setup condition will be met 5ns after valid Y output ($\overline{OE}_{Y} = 0$).

2. The setup time with respect to CP falling edge is to prevent writing. The setup time with respect to CP rising edge is to enable writing.

3. For all other setup conditions not specified in this table, the setup time should be the delay to stable Y output plus the Y to RAM internal setup time. Even if the RAM is not being loaded, this setup condition ensures valid writing into the Q register and sign compare flip-flop.

4. WE controls writing into the RAM. IEN controls writing into Q and, indirectly, controls WE through the WRITE/MSS output. To prevent writing, IEN and WE must go HIGH during the entire clock LOW time. They may go LOW after the clock has gone LOW to cause a write, provided the WE LOW and IEN LOW setup times are met. Having gone LOW, they should not be returned HIGH until after the clock has gone HIGH.

5. A and B addresses must be set up prior to the clock HIGH-TO-LOW transition to latch data at the RAM output.

6. Writing occurs when CP and WE are both LOW. The B address should be stable during this entire period.

7. Because I 8,7,6,5 controls the writing or not writing of data into RAM and Q, they should be stable during the entire clock LOW time unless TEN is HIGH, which prevents writing.

8. The setup time prior to the clock LOW-TO-HIGH transition occurs in parallel with the setup time prior to the clock HIGH-TO-LOW transition and the clock LOW time. The actual setup time requirement on I_{4,3,2,1,0} relative to the clock LOW-TO-HIGH transition is the longer of (1) the setup time prior to clock L→ H and (2) the sum of the setup time prior to clock H→ L and the clock LOW time.

IDT39C03B GUARANTEED MILITARY RANGE PERFORMANCE STANDARD FUNCTIONS AND INCREMENT BY ONE OR TWO INSTRUCTIONS (SF 4)

						т	0					
FROM	Y	C _{n+4}	Ğ, P	z	N	OVR	DB	WRITE/ MSS	QIO _{0,3}	SIO	SIO3	SIO PARITY
A, B Addr	-	_	-	—	-	-	-	-	-	-	-	—
DA, DB	-	-	—	_	-		-	- 1	-		_	_
Cn	-	-	—		-		-		-	-	—	—
I ₈₋₀	-	-	_	-	-		-	-	-	-	_	
CP	-	-	_	-	-	-	-	-	-	_		
SIO ₀ , SIO ₃	—		-	-	-		-	-	-		—	-
MSS	-		-	-	-	_	-	-	-	_	-	
Y	-		_	-	-	-	-	-	-	-	-	-
IEN	-	-	-	-	-	-	-	-	-	-	-	
EA	-		_	-	-	-	-	-	-	-	. –	-
0750		Acres 10 10 10 10 10 10 10 10 10 10 10 10 10	• • • • • • • • • • • • • • • • • • • •	•	A				•	Salah		

NOTES:

1. A "--" means the delay path does not exist.

2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.

Standard Functions: See Table 2 Increment SF 4: F = S + 1 + Crr

MULTIPLY INSTRUCTIONS (SF 0, SF 2, SF 6)

						то		W			
FROM	SLICE	Y	C _{n+4}	Ĝ, P	z	N	OVR	DB	WRITE/ MSS	QIO _{0,3}	SIO
	MSS	-	-	-	-		-	—	-	—	
A, B Addr	IS		1	-	-	<u> </u>	-	-		—	
	LSS	-		×	<u></u>	—	-	-	-	—	_
	MSS		-	. .	-	-	-	—	-		
DA, DB	IS	199 7 - 3		- ¹	-	-	-	—		—	
	LSS			-	—	-		-	-	—	
	MSS		- "N	_		-	-	—	-	-	—
C _n	IS		_	-	_	—	-	-	-	—	
	LSS	_	-				-	—	-	—	—
	MSS	—	_	-	—	-	-	-	-	-	—
۱ ₈₋₀	IS	-	-		-	—	-	—	-	—	-
	LSS	-	-	-		-	-	—	-	-	
	MSS	_	-	-	—	-	-	—	-	-	
CP	IS		-		-	-	-	—	—		
	LSS	-	-	_ ·	—	-	-	—	-	—	_
	MSS	_	-	-	—		-	-	-	—	-
Z	IS	-	_	—	—	-	-		-		-
	LSS		—	-	—	-	-	-	—	—	
SIO ₀ , SIO ₃	Any	-	_	_	_	-	-		-		

NOTES:

1. An "-- " means the delay path does not exist.

An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled 2. output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else. 3. An "@" means the delay is the same as in the Standard Functions and Increment by One or Two Instructions Table.

Un SF

signed Multiply	Two's Comple
0: F = S + Cn if Z = 0	SF 2: F = S + C
F = S + R + Cn if Z = 1	F = R + S
Y = Log. F/2	Y = Log.
Q = Log. Q/2	Q = Log.
$Y_3 = C_{n+4}$ (MSS)	$Y_3 = F_3 \oplus$
$Z = Q_0 (LSS)$	$Z = Q_0 (L)$

ment Multiply Cn if Z = 0 + Cn if Z = 1 F/2 Q/2 OVR (MSS) .SS)

Two's Complement Multiply Last Cycle SF 6: F = S + Cn if Z = 0 F = S - R - 1 + Cn if Z = 1 Y = Log. F/2 Q = Log. Q/2 Y3 = OVR
+ F3 (MSS) $\vec{Z} = Q_0 (LSS)$

IDT39C03B GUARANTEED MILITARY RANGE PERFORMANCE DIVIDE INSTRUCTIONS (SF A/SF C, SF E)

						то					
FROM	SLICE	Y	C _{n+4}	Ğ, P	Z	N	OVR	DB	WR	QIO _{0,3}	SIO
	MSS	-	-	-			-				-
A, B Addr	IS		-	-	-			—	_	-	
	LSS	-		-	-	-				—	
	MSS	_	-	_		-	_		-		_
DA, DB	IS		_	_	_		-	—			—
	LSS	-		-			-	—	-	-	-
	MSS	-	-	-	-	-	-	—	—	—	—
C _n	IS		-	-	-	-	-	-		-	
	LSS			-			-				
	MSS		-	_	-	_	-				
I ₈₋₀	IS	-	-	-		-	-		-	-	-
	LSS				_	-	-			_	
	MSS	-	-	_	-		-	·		-	
CP	IS		-		-		-		-	-	-
	LSS			-	-	-		··	-		-
	MSS		-	-				—	-		—
Z	IS		-		-		_	-	-		-
	LSS		-	· ·			-				-
SIO ₀ , SIO ₃	Any		_			_	_				_

NOTES:

1. An "-" means the delay path does not exist.

2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.

An "@" means the delay is the same as in the Standard Functions and Increment by One or Two Instructions Table.
 If two delays are given, the first is for 1st divide and normalization; the second is for two's complement divide and two's complement divide correction.

Double Length Normalize and First Divide Op

Double Length Normalize an
SF A: F = S + Cn
Y = Log. 2F
Q = Log. 2Q
$SIO_3 = F_3 \oplus R_3 (MSS)$
$C_{n+4} = F_3 \oplus F_2$ (MSS)
OVR = $F_2 \oplus F_1$ (MSS)
$Z = \overline{Q}_0 \overline{Q}_1 \overline{Q}_2 \overline{Q}_3 \overline{F}_0 \overline{F}_1 \overline{F}_2 \overline{F}_3$

 $\begin{array}{l} \text{Two's Complement Divide} \\ \text{SF C: } F = R + S + Cn \text{ if } Z = 0 \\ F = S - R - 1 + Cn \text{ if } Z = 1 \\ Y = Log. 2 \\ Q = Log. 2Q \\ \text{SIO}_3 = \overline{F_3 \oplus R_3} (\text{MSS}) \\ Z = \overline{F_3 \oplus R_3} (\text{MSS}) \text{ from} \\ \text{previous cycle} \end{array}$

Two's Complement Divide Correction and Remainder SF E: F = R + S + Cn if Z = 0 F = S - R - 1 + Cn if Z = 1 Y = F Q = Log. 2Q Z = $F_3 \oplus R_3$ (MSS) from previous cycle 3

	ТО										
FROM	SLICE	Y	C _{n+4}	Ĝ, P	z	N	OVR	DB	WRITE/ MSS	QIO _{0,3}	SIO3
A, B Addr	MSS	-	-	-	—	-	—	—		—	—
	IS	—	-	-	-	<u> </u>	-	-	—	-	
	LSS	-			-		-	-	-	_	-
	MSS	-	-		-	-	—		-		
DA, DB	IS	-	-	-	—	-	—	_	-	-	-
	LSS	-	-	-		-	—	1	<u>_</u>	1	-
C _n	MSS	—	-	-	-	-	—	7	-	-	-
	IS	-		-	-	-	-		+	-	
	LSS	—	—	—		_				-	_
	MSS	—	-	-		-	. – 🤇			-	—
۱ ₈₋₀	IS			-	-	—		Ļ	-		
	LSS	-		-	-	<u> </u>	_	» —	—		
СР	MSS	-	-	-	-	-	—	_	-	-	-
	IS	-	-	-	-	-	_	_	—	-	_
	LSS			-	-	—	-	-	-	-	-
Z	MSS		- ,	-	-	-	—		—	-	
	IS	-		-		—		-	-	—	—
	LSS	-	—	-	-	—	-	-	-	_	—
EN											
SIO ₀ , SIO ₃	Any		_	-	-	—	-	-	-		—
NOTES:			A. 199								

IDT39C03B GUARANTEED MILITARY RANGE PERFORMANCE SIGN MAGNITUDE TO TWO'S COMPLEMENT CONVERSION (SF 5)

1. An "-" means the delay path does not exist

2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.

3. An "@" means the delay is the same as in the Standard Functions and Increment by One or Two Instructions Table.

SF 5: F = S + Cn if Z = 0 F = S + Cn if Z = 1

 $Y_3 = S_3 \oplus F_3 (MSS)$ Z = S₃ (MSS) Y = F

Q = Q $N = F_3$ if Z = 0 $N = F_3 \oplus S_3$ if Z = 1

IDT39C03B GUARANTEED MILITARY RANGE PERFORMANCE SINGLE LENGTH NORMALIZATION (SF 8)

FROM		то										
	SLICE	Y	C _{n+4}	Ğ, P	z	N	OVR	DB	WRITE/ MSS	QIO _{0,3}	SIO3	
A, B Addr	MSS		-		_	-		-		_	_	
	IS		-		_				_	_		
	LSS		_		-		Autom					
	MSS	_			-			-		-		
DA, DB	IS		_	Num -	-						_	
	LSS	_	-		-	_			-		—	
	MSS				_	-	_		_	_		
C _n	IS				—							
	LSS					_				_		
	MSS				-						_	
I ₈₋₀	IS		-		—		-					
	LSS				_							
СК	MSS						_	—				
	IS	_					-					
	LSS		_				union	-				
	MSS						. —					
Z	IS		-	-				-				
	LSS		-		<u> </u>	_	-					
SIO ₀ , SIO ₃	Any						-					

NOTES:

1. An "---" means the delay path does not exist.

2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an """ is the delay to correct data on an enabled output. An """ shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.

3. An "@" means the delay is the same as in the Standard Functions and Increment by One or Two Instructions Table.

SF 8: F = S + Cn

N = Q₃ (MSS) Y = F Q = LOG. 2Q

 $C_{n+4} = Q_3 \oplus Q_2 \text{ (MSS)}$ $Z = Q_0 Q_1 Q_2 Q_3$

 $OVR = Q_2 \oplus Q_1 (MSS)$

IDT39C03 INPUT/OUTPUT INTERFACE CIRCUITRY



Figure 1. Input Structure (All Inputs)



IDT49C410-008



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	1V/ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Fig. 4
	-



Figure 3. Open Drain Structure

TEST LOAD CIRCUITS



MSD39C03-009

Figure 4. Switching Test Circuit (all outputs)

SWITCHING WAVEFORMS

