



Integrated Device Technology, Inc.

# HIGH-PERFORMANCE CMOS BUS INTERFACE LATCHES

## IDT39C841-46

### FEATURES:

- Equivalent to AMD's Am29841-46 Bipolar Registers in pinout/function, speeds and output drive over full temperature and voltage supply extremes
- High-speed parallel latches
  - Noninverting transparent  $t_{PD} = 5.5ns$  typ.
  - Inverting transparent  $t_{PD} = 6.0ns$  typ.
- Buffered common latch enable, clear and preset input
- 48mA commercial  $I_{OL}$ , 32mA military  $I_{OL}$
- 200mV (typ.) hysteresis on latch enable input
- Clamp diodes on all inputs for ringing suppression
- ESD protection 5000V (typ.) — MIL-STD-883 Category B
- Low input/output capacitance
  - 6pF inputs (typ.)
  - 8pF outputs (typ.)
- CMOS power levels (5 $\mu$ W typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than AMD's Bipolar Am29800 Series (5 $\mu$ A max.)
- 100% product assurance screening to MIL-STD-883, Class B is available


### DESCRIPTION:

The IDT39C800 Series is built using advanced CEMOS™, a dual metal CMOS technology.

The IDT39C840 Series bus interface latches are designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity. The IDT39C841 and IDT39C842 are buffered, 10-bit wide versions of the popular '373 function. The IDT39C843 and IDT39C844 are 9-bit wide buffered latches with Preset ( $\overline{PRE}$ ) and Clear ( $\overline{CLR}$ ) — ideal for parity bus interfacing in high-performance systems. The IDT39C845 and IDT39C846 are 8-bit buffered latches with all the '843/4 controls plus multiple enables ( $\overline{OE}_1, \overline{OE}_2, \overline{OE}_3$ ) to allow multiuser control of the interface, e.g., CS, DMA, and RD/WR. They are ideal for use as an output port requiring high  $I_{OL}/I_{OH}$ .

All of the IDT39C800 high-performance interface family are designed for high-capacitance load drive capability while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes, and all outputs are designed for low-capacitance bus loading in the high impedance state.

### FUNCTIONAL BLOCK DIAGRAM



5

### PRODUCT SELECTOR GUIDE

	DEVICE		
	10-BIT	9-BIT	8-BIT
Noninverting	IDT39C841	IDT39C843	IDT39C845
Inverting	IDT39C842	IDT39C844	IDT39C846

DSR39C841-001

CEMOS is a trademark of Integrated Device Technology, Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES**

**JULY 1986**


© 1986 Integrated Device Technology, Inc.

Printed in the U.S.A.

**PIN CONFIGURATIONS**


**LOGIC SYMBOLS**

**IDT39C841/IDT39C842 10-BIT LATCHES**




DIP  
TOP VIEW

DSR39C841-005




LCC  
TOP VIEW

DSR39C841-006




DSR39C841-002

**IDT39C843/IDT39C844 9-BIT LATCHES**




DIP  
TOP VIEW

DSR39C841-007




LCC  
TOP VIEW

DSR39C841-008




DSR39C841-003

**IDT39C845/IDT39C846 8-BIT LATCHES**




DIP  
TOP VIEW

DSR39C841-009



LCC  
TOP VIEW

DSR39C841-010



DSR39C841-004

## PIN DESCRIPTION

NAME	I/O	DESCRIPTION
<b>IDT39C841/43/45 (Non-inverting)</b>		
$\overline{\text{CLR}}$	I	When $\overline{\text{CLR}}$ is low, the outputs are LOW if $\overline{\text{OE}}$ is LOW. When $\overline{\text{CLR}}$ is HIGH, data can be entered into the latch.
$D_i$	I	The latch data inputs.
LE	I	The latch enable input. The latches are transparent when LE is HIGH. Input data is latched on the HIGH-to-LOW transition.
$Y_i$	O	The 3-state latch outputs.
$\overline{\text{OE}}$	I	The output enable control. When $\overline{\text{OE}}$ is LOW, the outputs are enabled. When $\overline{\text{OE}}$ is HIGH, the outputs $Y_i$ are in the high-impedance (off) state.
$\overline{\text{PRE}}$	I	Preset line. When $\overline{\text{PRE}}$ is LOW, the outputs are HIGH if $\overline{\text{OE}}$ is LOW. Preset overrides CLR.
<b>IDT39C842/44/46 (Inverting)</b>		
$\overline{\text{CLR}}$	I	When $\overline{\text{CLR}}$ is low, the outputs are LOW if $\overline{\text{OE}}$ is LOW. When $\overline{\text{CLR}}$ is HIGH, data can be entered into the latch.
$D_i$	I	The latch data inputs.
LE	I	The latch enable input. The latches are transparent when LE is HIGH. Input data is latched on the HIGH-to-LOW transition.
$Y_i$	O	The 3-state latch outputs.
$\overline{\text{OE}}$	I	The output enable control. When $\overline{\text{OE}}$ is LOW, the outputs are enabled. When $\overline{\text{OE}}$ is HIGH, the outputs $Y_i$ are in the high-impedance (off) state.
$\overline{\text{PRE}}$	I	Preset line. When $\overline{\text{PRE}}$ is LOW, the outputs are HIGH if $\overline{\text{OE}}$ is LOW. Preset overrides CLR.

## FUNCTION TABLES

## IDT39C841/43/45

INPUTS					INTERNAL OUTPUTS		FUNCTION
$\overline{\text{CLR}}$	$\overline{\text{PRE}}$	$\overline{\text{OE}}$	LE	$D_i$	$Q_i$	$Y_i$	
H	H	H	X	X	X	Z	Hi-Z
H	H	H	H	L	L	Z	Hi-Z
H	H	H	H	H	H	Z	Hi-Z
H	H	H	L	X	NC	Z	Latched (Hi-Z)
H	H	L	H	L	L	L	Transparent
H	H	L	H	H	H	H	Transparent
H	H	L	L	X	NC	NC	Latched
H	L	L	X	X	H	H	Preset
L	H	L	X	X	L	L	Clear
L	L	L	X	X	H	H	Preset
L	H	H	L	X	L	Z	Latched (Hi-Z)
H	L	H	L	X	H	Z	Latched (Hi-Z)

## IDT39C842/44/46

INPUTS					INTERNAL OUTPUTS		FUNCTION
$\overline{\text{CLR}}$	$\overline{\text{PRE}}$	$\overline{\text{OE}}$	LE	$D_i$	$Q_i$	$Y_i$	
H	H	H	X	X	X	Z	Hi-Z
H	H	H	H	H	L	Z	Hi-Z
H	H	H	H	L	H	Z	Hi-Z
H	H	H	L	X	NC	Z	Latched (Hi-Z)
H	H	L	H	H	L	L	Transparent
H	H	L	H	L	H	H	Transparent
H	H	L	L	X	NC	NC	Latched
H	L	L	X	X	H	H	Preset
L	H	L	X	X	L	L	Clear
L	L	L	X	X	H	H	Preset
L	H	H	L	X	L	Z	Latched (Hi-Z)
H	L	H	L	X	H	Z	Latched (Hi-Z)

**ABSOLUTE MAXIMUM RATING<sup>(1)</sup>**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +155	°C
I <sub>OUT</sub>	DC Output Current	100	100	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**CAPACITANCE** (T<sub>A</sub> = +25°C, f = 1.0MHz)

SYMBOL	PARAMETER <sup>(1)</sup>	CONDITIONS	TYP.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	8	pF

**NOTE:**

1. This parameter is sampled and not 100% tested.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

Following Conditions Apply Unless Otherwise Specified:

T<sub>A</sub> = 0°C to +70°C      V<sub>CC</sub> = 5.0V ± 5%      Min. = 4.75V      Max. = 5.25V (Commercial)  
 T<sub>A</sub> = -55°C to +125°C      V<sub>CC</sub> = 5.0V ± 10%      Min. = 4.50V      Max. = 5.50V (Military)

V<sub>LC</sub> = 0.2V

V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V	
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>	—	—	5	μA	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND	—	—	-5	μA	
I <sub>OZ</sub>	Off State (High Impedance) Output Current	V <sub>CC</sub> = Max.      V <sub>O</sub> = 0.4V	—	—	-10	μA	
		V <sub>O</sub> = 2.4V	—	—	10		
V <sub>I</sub>	Clamp Diode Voltage	V <sub>CC</sub> = Min., I <sub>N</sub> = -18mA	—	-0.7	-1.2	V	
I <sub>SC</sub>	Short Circuit Current	V <sub>CC</sub> = Max. <sup>(3)</sup>	-75	-120	—	mA	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OH</sub> = -32μA	V <sub>HC</sub>	V <sub>CC</sub>	—	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -250μA	V <sub>HC</sub>	V <sub>CC</sub>		—
			I <sub>OH</sub> = -15mA	2.4	4.0		—
		I <sub>OH</sub> = -24mA COM'L.	2.0	3.5	—		
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OL</sub> = 300μA	—	GND	V <sub>LC</sub>	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 300μA	—	GND		V <sub>LC</sub>
			I <sub>OL</sub> = 32mA MIL.	—	—		0.5
		I <sub>OL</sub> = 48mA COM'L.	—	—	0.5		
V <sub>H</sub>	Input Hysteresis on LE	—	—	200	—	mV	

**NOTES:**

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

**POWER SUPPLY CHARACTERISTICS**

$$V_{LC} = 0.2V; V_{HC} = V_{CC} - 0.2V$$

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>		MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT
$I_{CCQ}$	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$ $V_{IN} \geq V_{HC}; V_{IN} \leq V_{LC}$ $f_i = 0$		—	0.001	1.5	mA
$I_{CCT}$	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$		—	0.5	1.6	mA
$I_{CCD}$	Dynamic Power Supply Current	$V_{CC} = \text{Max.}$ Outputs Open $OE = GND$ $LE = V_{CC}$ One Input Toggling 50% Duty Cycle	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$	—	0.15	0.25	mA/ MHz
$I_{CC}$	Total Power Supply <sup>(4)</sup> Current	$V_{CC} = \text{Max.}$ Outputs Open $f_i = 10\text{MHz}$ 50% Duty Cycle $OE = GND$ $LE = V_{CC}$ One Bit Toggling	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$ (FCT)	—	1.5	4.0	mA
			$V_{IN} = 3.4V$ $V_{IN} = GND$	—	1.8	4.8	
		$V_{CC} = \text{Max.}$ Outputs Open $f_i = 2.5\text{MHz}$ 50% Duty Cycle $OE = GND$ $LE = V_{CC}$ Eight Bits Toggling	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$ (FCT)	—	3.0	6.5	
			$V_{IN} = 3.4V$ $V_{IN} = GND$	—	5.0	12.9	

**NOTES:**

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at  $V_{CC} = 5.0V$ ,  $+25^\circ\text{C}$  ambient and maximum loading.

3. Per TTL driven input ( $V_{IN} = 3.4V$ ); all other inputs at  $V_{CC}$  or GND.

$$4. I_{CC} = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$$

$$I_{CC} = I_{CCQ} + I_{CCT}D_HN_T + I_{CCD}(f_{CP}/2 + f_iN_i)$$

$I_{CCQ}$  = Quiescent Current

$I_{CCT}$  = Power Supply Current for a TTL High Input ( $V_{IN} = 3.4V$ )

$D_H$  = Duty Cycle for TTL Inputs High

$N_T$  = Number of TTL Inputs at  $D_H$

$I_{CCD}$  = Dynamic Current caused by an Input Transition pair (HLH or LHL)





$f_{CP}$  = Clock Frequency for Register Devices (Zero for Non-Register Devices)

$f_i$  = Input Frequency

$N_i$  = Number of Inputs at  $f_i$

All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

PARAMETERS	DESCRIPTION	TEST CONDITIONS <sup>(1)</sup>	COMMERCIAL		MILITARY		UNITS
			MIN.	MAX.	MIN.	MAX.	
$t_{PLH}$ (IDT39C841, 43, 45) $t_{PHL}$	Data (D <sub>i</sub> ) to Output (Y <sub>i</sub> ) (LE = HIGH)	$C_L = 50\text{pF}$ $R_L = 500\Omega$	—	9.5	—	11	ns
		$C_L = 300\text{pF}$ $R_L = 500\Omega$	—	13	—	15	ns
$t_S$	Data to LE Setup Time	$C_L = 50\text{pF}$ $R_L = 500\Omega$	2.5	—	2.5	—	ns
$t_H$	Data to LE Hold Time	$C_L = 50\text{pF}$ $R_L = 500\Omega$	2.5	—	3	—	ns
$t_{PLH}$ (IDT39C842, 44, 46) $t_{PHL}$	Data (D <sub>i</sub> ) to Output (Y <sub>i</sub> ) (LE = HIGH)	$C_L = 50\text{pF}$ $R_L = 500\Omega$	—	10	—	12	ns
		$C_L = 300\text{pF}$ $R_L = 500\Omega$	—	13	—	15	ns
$t_S$	Data to LE Setup Time	$C_L = 50\text{pF}$ $R_L = 500\Omega$	2.5	—	2.5	—	ns
$t_H$	Data to LE Hold Time	$C_L = 50\text{pF}$ $R_L = 500\Omega$	2.5	—	3	—	ns
$t_{PLH}$ $t_{PHL}$	Latch Enable (LE) to Y <sub>i</sub>	$C_L = 50\text{pF}$ $R_L = 500\Omega$	—	12	—	16	ns
		$C_L = 300\text{pF}$ $R_L = 500\Omega$	—	16	—	20	ns
$t_{PLH}$	Propagation Delay, Preset to Y <sub>i</sub>	$C_L = 50\text{pF}$ $R_L = 500\Omega$	—	12	—	14	ns
$t_S$	Preset Recovery ( $\overline{\text{PRE}}$  ) Time		—	14	—	17	ns
$t_{PHL}$	Propagation Delay, Clear to Y <sub>i</sub>		—	13	—	15	ns
$t_S$	Clear Recovery ( $\overline{\text{CLR}}$  ) Time		—	14	—	17	ns
$t_{PWH}$	LE Pulse Width	HIGH	6	—	6	—	ns
$t_{PWL}$	Preset Pulse Width	LOW	8	—	9	—	ns
$t_{PWL}$	Clear Pulse Width	LOW	8	—	9	—	ns
$t_{ZH}$ $t_{ZL}$	Output Enable Time $\overline{\text{OE}}$  ) to Y <sub>i</sub>	$C_L = 300\text{pF}$ $R_L = 500\Omega$	—	23	—	25	ns
		$C_L = 50\text{pF}$ $R_L = 500\Omega$	—	14	—	15	ns
$t_{HZ}$ $t_{LZ}$	Output Disable Time $\overline{\text{OE}}$  ) to Y <sub>i</sub>	$C_L = 50\text{pF}$ $R_L = 500\Omega$	—	12	—	12	ns
		$C_L = 5\text{pF}$ $R_L = 500\Omega$	—	9	—	10	ns

## NOTE:

- See test circuit and waveforms.
- This parameter guaranteed but not tested.