

# 16-BIT CMOS MICROPROCESSOR SLICE

# IDT49C401 IDT49C401A

# MICROSLICE<sup>™</sup> PRODUCT

#### FEATURES:

- Fast
- 30% faster than four 2901Cs and one 2902A
- Low-power CEMOS<sup>™</sup> —Military — 150mA (max.) —Commercial — 125mA (max.)
- Functionally equivalent to four 2901s and on 2902
- Pin-compatible, performance-enhanced replacement for IMI4X2901B
- Independent, simultaneous access to two 16-word x 16-bit register files
- Expanded destination functions with eight new operations allowing Direct Data to be loaded directly into the dual-port RAM and Q Register
- Cascadable
- Available in a 64-pin DIP
- Military product 100% screened to MIL-STD-883, Class B


## **DESCRIPTION:**

The IDT49C401s are high-speed, fully cascadable 16-bit CMOS microprocessor slice units which combine the standard functions

of four 2901s and a 2902, with additional control features aimed at enhancing the performance of bit-slice microprocessor designs.

The IDT49C401s include all of the normal functions associated with standard 2901 bit-slice operation: (a) a 3-bit instruction field  $(I_0, I_1, I_2)$  which controls the source operand selection for the ALU; (b) a 3-bit microinstruction field  $(I_3, I_4, I_5)$  used to control the eight possible functions of the ALU, and; (c) sixteen destination control functions which are selected by the microcode inputs  $(I_6, I_7, I_8, I_9)$ . Eight of the sixteen destination control functions reflect the standard 2901 operation, while the other eight additional destination control functions allow for shifting the Q Register up and down, loading the RAM or Q Register directly from the D inputs without going through the ALU, and new combinations of destination functions with the RAM A-port output available at the Y output pins of the device. Also featured is an on-chip dual-port RAM that contains 16 words by 16 bits.

The IDT49C401s are fabricated using CEMOS, a single poly, double metal CMOS technology designed for high-performance and high-reliability. These performance enhanced devices feature both bipolar speed and bipolar output drive capabilities while maintaining exceptional microinstruction speeds at greatly reduced CMOS power levels.




CEMOS and MICROSLICE are trademarks of Integrated Device Technology, Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

#### ©1986 Integrated Device Technology, Inc.

## **JULY 1986**

## **PIN CONFIGURATION**



#### **DEVICE ARCHITECTURE**

The IDT49C401 CMOS Bit-Slice Microprocessors are configured sixteen bits wide and are cascadable to any number of bits (16, 32, 48, 64). Key elements which make up these sixteen-bit slice microprocessors are the (1) register file (16 x 16 dual-port RAM) with shifter, (2) ALU, and (3) Q Register and shifter.

REGISTER FILE-A 16-bit data word from one of the 16 RAM registers can be read from the A-port as selected by the 4-bit A address field. Simultaneously, the same data word or any other word from the 16 RAM registers can be read from the B-port as selected by the 4-bit B address field. New data is written into the RAM register location selected by the B address field during the clock (CP) LOW time. Two sixteen-bit latches hold the RAM Aport and B-port data during the clock (CP) LOW time, eliminating any data races. During clock HIGH these latches are transparent, reading the data selected by the A and B addresses. The RAM data input field is driven from a four-input multiplexer that selects the ALU output or the D inputs. The ALU output can be shifted up one position, down one position or not shifted. Shifting data operations involve the  $RAM_{15}$  and  $RAM_0$  I/O pins. For a shift up operation, the RAM shifter MSB is connected to an enabled RAM<sub>15</sub> I/O output while the RAM<sub>0</sub> I/O input is selected as the input to the LSB. During a shift down operation, the RAM shifter LSB is connected to an enabled RAMo I/O output while the RAM<sub>15</sub> I/O input is selected as the input to the MSB.

**ALU**—The ALU can perform three binary arithmetic and five logic operations on the two 16-bit input words S and R. The S input field is driven from a 3-input multiplexer and the R input field is driven from a 2-input multiplexer, with both having a zero source operand. Both multiplexers are controlled by the I<sub>(0,1,2)</sub> inputs. This multiplexer configuration enables the user to select various pairs of the A, B, D, Q and "0" inputs as source operands to the ALU. Microinstruction inputs I<sub>(3,4,5)</sub> are used to select the ALU function. This high-speed ALU cascades to any word length, providing carry-in (C<sub>n</sub>), carry-out (C<sub>n+16</sub>) and an open-drain (F = 0) output. When all bits of the ALU are zero, the pull-down device of F = 0 is off, allowing a wire-OR of this pin over all cascaded devices. Multipurpose pins  $\overline{G}/F_{15}$  and  $\overline{P}/OVR$  are aimed at accelerating

arithmetic operations. For intermediate and least-significant slices, the MSS pin is programmed LOW selecting the carry-generate ( $\overline{G}$ ) and carry-propagate ( $\overline{P}$ ) output functions to be used by carrylookahead logic. For the most-significant slice, MSS is programmed high, selecting the sign-bit (F<sub>15</sub>) and the two's complement overflow (OVR) output functions. The sign-bit (F15) allows the ALU sign-bit to be monitored without enabling the three-state ALU outputs. The overflow (OVR) output is high when the two's complement arithmetic operation has overflowed into the signbit, as logically determined from the Exclusive-OR of the carry-in and carry-out of the most-significant bit of the ALU. For all 16-bit applications, the MSS pin on the IDT49C401s is tied high or not connected since only one device is needed. With MSS open or tied high, internal circuitry will direct pins 33 and 34 to function as F15 and OVR, respectively. It is in this 16-bit operating mode that the IDT49C401s function identically to the IMI4X2901B. The ALU data outputs are available at the three-state outputs  $Y_{(0-15)}$ , or as inputs to the RAM register file and Q Register under control of the I(6,7,8,9) instruction inputs.

**Q REGISTER**—The Q Register is a separate 16-bit register intended for multiplication and division routines, and can also be used as an accumulator or holding register for other types of applications. It is driven from a 4-input multiplexer. In the no-shift mode, the multiplexer enters the ALUF output or Direct Data into the Q Register. In either the shift-up or shift-down mode, the multiplexer selects the Q Register data appropriately shifted up or down. The Q shifter has two ports, Q<sub>0</sub> and Q<sub>15</sub>, which operate comparably to the RAM shifter. They are controlled by the I<sub>(6,7,8,9)</sub> inputs.

The clock input of the IDT49C401 controls the RAM, Q Register and A and B data latches. When enabled, the data is clocked into the Q Register on the LOW-to-HIGH transition. When the clock is HIGH, the A and B latches are open and pass data that is present at the RAM outputs. When the clock is LOW, the latches are closed and retain the last data entered. When the clock is LOW and  $I_{(6,78,9)}$  define the RAM as the destination, new data will be written into the RAM file defined by the B address field.

## **PIN DESCRIPTIONS**

PIN NAME	1/0	DESCRIPTION
A <sub>0</sub> -A <sub>3</sub>	I	Four address inputs to the register file which selects one register and displays its contents through the A-port.
B <sub>0</sub> -B <sub>3</sub>	I	Four address inputs to the register file which selects one of the registers in the file, the contents of which are displayed through the B port. It also selects the location into which new data can be written when the clock goes LOW.
۱ <sub>0</sub> –۱ <sub>9</sub>	I	Ten instruction control lines which determine what data source will be applied to the ALU $I_{(0,1,2)}$ , what function the ALU will perform $I_{(2,4,5)}$ , and what data is to be deposited in the Q Register or the register file $I_{(6,78,9)}$ . Original 2901 destinations are selected if $I_9$ is disconnected. In this mode, proper $I_9$ bias is controlled by an internal pullup resistor to $V_{CC}$ .
D <sub>0</sub> -D <sub>15</sub>	I	Sixteen-bit direct data inputs which are the data source for entering external data into the device ALU, Q Register or RAM. D <sub>0</sub> is the LSB.
Y <sub>0</sub> -Y <sub>15</sub>	0	Sixteen three-state output lines which, when enabled, display either the sixteen outputs of the ALU or the data on the A-port of the register stack. This is determined by the destination code $I_{(6,78,9)}$ .
G/F <sub>15</sub>	0	A multipurpose pin which indicates the carry generate, $\overline{G}$ , function at the least significant and intermediate slices, or as $F_{15}$ , the most significant ALU output (sign bit). $\overline{G}/F_{15}$ selection is controlled by MSS pin. If MSS = HIGH, $F_{15}$ is enabled. If MSS = LOW, $\overline{G}$ is enabled.
F=0	0	Open drain output which goes HIGH if the F <sub>0</sub> -F <sub>15</sub> ALU outputs are all LOW. This indicates that the result of an ALU operation is zero (positive logic).
Cn	-	Carry-in to the internal ALU.
C <sub>n+16</sub>	0	Carry-out of the internal ALU.
Q <sub>15</sub> RAM <sub>15</sub>	1/0	Bidirectional lines controlled by I <sub>(6,78.9)</sub> . Both are three-state output drivers connected to the TTL-compatible inputs. When the destination code on I <sub>(6,78.9)</sub> indicates an up shift, the three-state outputs are enabled and the MSB of the Q Register is available on the Q <sub>15</sub> pin and the MSB of the ALU output is available on the RAM <sub>15</sub> pin. When the destination code indicates a down shift, the pins are the data inputs to the MSB of the Q Register and the MSB of the RAM.
Q <sub>0</sub> RAM <sub>0</sub>	1/0	Both bidirectional lines function identically to Q <sub>15</sub> and RAM <sub>15</sub> lines except they are the LSB of the Q Register and RAM.
ŌE	I	Output enable. When pulled HIGH, the Y outputs are OFF (high impedance). When pulled LOW, the Y outputs are enabled.
₽̄/OVR	0	A multipurpose pin which indicates the carry propagate ( $\overline{P}$ ) output for performing a carry-lookahead operation or overflow (OVR) the Exclusive-OR of the carry-in and carry-out of the ALU MSB. OVR, at the most significant end of the word, indicates that the result of an arithmetic two's complement operation has overflowed into the sign bit. $\overline{P}$ /OVR selection is controlled by the MSS pin. If MSS = HIGH, OVR is enabled. If MSS = LOW, $\overline{P}$ is enabled.
CP	Ι	The clock input. LOW-to-HIGH clock transitions will change the Q Register and the register file outputs. Clock LOW time is internally the write enable time for the 64x16 RAM which compromises the master latches of the register file. While the clock is LOW, the slave latches on the RAM outputs are closed, storing the data previously on the RAM outputs. Synchronous MASTER-SLAVE operation of the register file is achieved by this.
MSS	I	When HIGH, enables OVR and $F_{15}$ on the $\overline{P}$ /OVR and $\overline{G}/F_{15}$ pins. When LOW, enables $\overline{G}$ and $\overline{P}$ on these pins. If left open, internal pullup resistor to $V_{CC}$ provides declaration that the device is the most significant slice and will define pins as OVR and $F_{15}$ .

# ALU SOURCE OPERAND CONTROL

		MICF	DE	ALU SOURCE OPERANDS				
MNEMONIC	I2	4	I <sub>0</sub>	OCTAL CODE	A     Q       A     B       O     Q       O     A			
AQ	L	L	L	0	А	Q		
AB	L	L	н	1	A	в		
ZQ	L	н	L	2	0	Q		
ZB	L	н	н	3	0	В		
ZA	н	L	L	4	0	A		
DA	н	L	H 5		D	A		
DQ	н	н	L 6		D	Q		
DZ	н	н	н	7	D	0		

# **ALU FUNCTION CONTROL**

		MICF	loco	DE	ALU			
MNEMONIC	I <sub>5</sub>	I4	I <sub>3</sub>	OCTAL CODE	FUNCTION	SYMBOL		
ADD	L	L	L	0	R Plus S	R+S		
SUBR	L	L	н	1	S Minus R	S-R		
SUBS	L	н	L	2	R Minus S	R-S		
OR	L	н	н	3	RORS	RVS		
AND	н	L	L	4	R AND S	R∧S		
NOTRS	н	Ĺ	н	5	R AND S	R∧S		
EXOR	н	н	L	6	R EX-OR S	R∇S		
EXNOR	н	н	н	7	R EX-NOR S	R∇S		

OCTAL	C <sub>n</sub>	= L	C <sub>n</sub>	= H		
I <sub>5,4,3</sub> , I <sub>2,1,0</sub>	GROUP	FUNCTION	GROUP	FUNCTION		
0 0 0 1 0 5 0 6	ADD	A + Q A + B D + A D + Q	ADD Plus One	A + Q + 1 A + B + 1 D + A + 1 D + Q + 1		
0 2 0 3 0 4 0 7	PASS	Q B A D	Increment	Q + 1 B + 1 A + 1 D + 1		
1 2 1 3 1 4 2 7	Decrement	Q - 1 B - 1 A - 1 D - 1	PASS	Q B A D		
2 2 2 3 2 4 1 7	1's Comp.	-Q - 1 -B - 1 -A - 1 -D - 1	2's Comp. (Negate)	-Q -B -A -D		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Subtract (1's Comp.)	Q - A - 1 B - A - 1 A - D - 1 Q - D - 1 A - Q - 1 A - B - 1 D - A - 1 D - Q - 1	Subtract (2's Comp.)	Q - A B - A A - D Q - D A - Q A - B D - A D - Q		

# ALU ARITHMETIC MODE FUNCTIONS

## ALU LOGIC MODE FUNCTIONS

OCTAL I <sub>5,4,3</sub> , I <sub>2,1,0</sub>	GROUP	FUNCTION
4 0 4 1 4 5 4 6	AND	A ^ Q A ^ B D ^ A D ^ Q
3 0 3 1 3 5 3 6	OR	A V Q A V B D V A D V Q
6 0 6 1 6 5 6 6	EX-OR	A ∇ Q A ∇ B D ∇ A D ∇ Q
7 0 7 1 7 5 7 6	EX-NOR	$ \begin{array}{c}                                     $
7 2 7 3 7 4 7 7	INVERT	Q B A D
6 2 6 3 6 4 6 7	PASS	Q B A D
3 2 3 3 3 4 3 7	PASS	Q B A D
4 2 4 3 4 4 4 7	"ZERO"	0 0 0 0
5 0 5 1 5 5 5 6	MASK	А А А А В А В А В А В А В А В В А В В В В В В В В В В

					I <sub>2,1,0</sub> O	CTAL			
OCTAL	ALU	0	1	2	3	4	5	6	7
I <sub>5,4,3</sub>	FUNCTION				ALU SC	DURCE			
		A,Q	A,B	0,Q	0,B	0,A	D,A	D,Q	D,0
0	C <sub>n</sub> = L R Plus S	A + Q	A + B	Q	В	A	D + A	D + Q	D
	C <sub>n</sub> = H	A + Q + 1	A + B + 1	Q + 1	B + 1	A + 1	D + A + 1	D + Q + 1	D + 1
1	C <sub>n</sub> = L S Minus R	Q - A - 1	B - A - 1	Q – 1	B - 1	A – 1	A – D – 1	Q - D - 1	–D – 1
	C <sub>n</sub> = H	Q - A	B – A	Q	В	A	A - D	Q - D	-D
2	C <sub>n</sub> = L R Minus S	A - Q - 1	A – B – 1	-Q - 1	-B - 1	-A - 1	D – A – 1	D – Q – 1	D - 1
	C <sub>n</sub> = H	A - Q	A – B	-Q	-В	-A	D – A	D - Q	D
3	R OR S	AVQ	A∨B	Q	В	А	DVA	DVQ	D
4	R AND S	A ∧ Q	A ∧ B	0	0	0	DAA	DAQ	0
5	R AND S	$\overline{A} \land Q$	$\overline{A} \wedge B$	Q	В	A	D∧A	$\overline{D} \land Q$	0
6	R EX-OR S	A∇Q	А⊽В	Q	В	А	D⊽A	D⊽Q	D
7	R EX-NOR S	ĀVQ	A∇B	Q	B	Ā	DVA	DVQ	D

# SOURCE OPERAND AND ALU FUNCTION MATRIX

+ = Plus; - = Minus; ∧ = AND; ♡ = EX-OR; ∨ = OR

# **ALU DESTINATION CONTROL**

MNE-		м	ICRO	COD	E	RAM FUNCTION			GISTER	Y OUT-	R/ SHI		Q FTER		
MONIC	I <sub>9</sub>	1 <sub>8</sub>	17	16	HEX CODE	SHIFT	LOAD	SHIFT	LOAD	PUT	RAM <sub>0</sub>	RAM <sub>15</sub>	Q0	Q <sub>15</sub>	
OREG	н	L	L	L	8	х	NONE	NONE	F→Q	F	X	X	X	X	
NOP	н	L	L	н	9	х	NONE	X	NONE	F	X	X	X	X	
RAMA	н	L	н	L	Α	NONE	F→B	х	NONE	A	х	Х	X	X	1
RAMF	н	L	н	н	В	NONE	F→B	X	NONE	F	х	X	X	X	Existing 2901
RAMQD	н	н	L	L	С	DOWN	F/2 → B	DOWN	$Q/2 \rightarrow Q$	F	Fo	IN <sub>15</sub>	Q <sub>0</sub>	IN <sub>15</sub>	Functions
RAMD	н	н	L	н	D	DOWN	F/2 → B	X	NONE	F	Fo	IN <sub>15</sub>	Q <sub>0</sub>	X	
RAMQU	н	н	н	L	E	UP	2F → B	UP	2Q → Q	F	IN <sub>0</sub>	F <sub>15</sub>	IN <sub>0</sub>	Q <sub>15</sub>	
RAMU	н	н	н	н	F	UP	2F → B	Х	NONE	F	IN <sub>0</sub>	F <sub>15</sub>	X	Q 15	
DFF	L	L	L	L	0	NONE	D→B	NONE	F→Q	F	X	X	X	X	,
DFA	L	L	L	н	1	NONE	D→B	NONE	F→Q	A	х	X	X	X	]
FDF	L	L	н	L	2	NONE	F→B	NONE	D→Q	F	х	X	X	х	
FDA	L	L	н	н	3	NONE	F→B	NONE	D→Q	A	х	X	X	X	New Added IDT49C401
XQDF	L	н	L	L	4	х	NONE	DOWN	Q/2→Q	F	х	X	Q <sub>0</sub>	IN 15	Functions
DXF	L	н	L	н	5	NONE	D→B	х	NONE	F	х	x	Q <sub>0</sub>	X	1
XQUF	L	н	н	L	6	х	NONE	UP	2Q→Q	F	х	X	IN <sub>0</sub>	Q <sub>15</sub>	1
XDF	L	н	н	н	7	х	NONE	NONE	D→Q	F	х	X	X	Q <sub>15</sub>	

X = Don't Care. Electrically, the shift pin is a TTL input internally connected to a three-state output which is in the high-impedance state.

B = Register Addressed by B inputs.

UP is toward MSB; DOWN is toward LSB.

#### ABSOLUTE MAXIMUM RATING<sup>(1)</sup>

SYMBOL	RATING	VALUE	UNIT		
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 <sup>(3)</sup> to +7.0	v		
Τ.,	Operating Temperature	-55 to +125	°C		
T <sub>BIAS</sub>	Temperature Under Bias	-65 to +135	°C		
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C		
PT	Power Dissipation <sup>(2)</sup>	1.0	w		
IOUT	DC Output Current into Outputs	30	mA		

#### NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2.  $P_{\tau}$  maximum can only be achieved by excessive  $I_{OL}$  or  $I_{OH}$ 

3. V<sub>II</sub> Min. = -3.0V for pulse width less than 20ns.

## DC ELECTRICAL CHARACTERISTICS

 $T_A = 0^{\circ}C$  to +70°C Max. = 5.25V (Commercial)  $V_{CC} = 5.0V \pm 5\%$ Min. = 4.75V  $T_{A} = -55^{\circ}C$  to  $+125^{\circ}C$  $V_{CC}$  = 5.0V ± 10% Min. = 4.50V Max. = 5.50V (Military)  $V_{LC} = 0.2V$  $V_{HC} = V_{CC} - 0.2V$ 

SYMBOL TEST CONDITIONS(1) TYP.(2) PARAMETER MAX. UNIT MIN. v Input HIGH Level Guaranteed Logic High Level<sup>(4)</sup> 2.0 VIH -\_ Input LOW Level Guaranteed Logic Low Level<sup>(4)</sup> 0.8 v VIL \_ \_ Ļн Input HIGH Current V<sub>CC</sub> = Max., V<sub>IN</sub> = V<sub>CC</sub> -1.0 5 μA Input LOW Current V<sub>CC</sub> = Max., V<sub>IN</sub> = GND -1.0 -5 μA  $I_{\rm IL}$ Vcc I<sub>OH</sub> = -300μA V<sub>HC</sub> \_\_\_\_ V<sub>CC</sub> = Min. V<sub>IN</sub> = V<sub>IH</sub> or V<sub>IL</sub> I<sub>OH</sub> = -12mA MIL. 24 4.3 v **Output HIGH Voltage** V<sub>OH</sub> \_ I<sub>OH</sub> = -15mA COM'L. 2.4 4.3 I<sub>OL</sub> = 300μA -----GND VLC V<sub>CC</sub> = Min. V<sub>IN</sub> = V<sub>IH</sub> or V<sub>IL</sub> Output LOW Voltage IOL = 20mA MIL. 0.3 v Vol 0.5 I<sub>OL</sub> = 24mA COM'L. \_\_\_\_\_ 0.3 0.5  $V_{O} = 0V$ -40 \_ \_\_\_\_ Off State (High Impedance)  $I_{0Z}$ V<sub>CC</sub> = Max. μA Output Current  $V_{O} = V_{CC}$ 40 ----los Output Short Circuit Current -30 -135  $V_{CC} = Max., V_{OUT} = 0V^{(3)}$ \_ mA

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.

2. Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.

3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

4. These input levels provide zero noise immunity and should only be static tested in a noise-free environment.

TEMPERATURE AND SUPPLY VOLTAGE

**RECOMMENDED OPERATING** 

GRADE	AMBIENT TEMPERATURE	GND	Vcc
Military	-55°C to +125°C	οv	5.0V ± 10%
Commercial	0°C to +70°C	0V	$5.0V \pm 5\%$

#### IDT49C401/A 16-BIT CMOS MICROPROCESSOR SLICE

#### MILITARY AND COMMERCIAL TEMPERATURE RANGES

#### DC ELECTRICAL CHARACTERISTICS (Cont'd)

 $V_{CC} = 5.0V \pm 5\%$ 

 $V_{CC} = 5.0V \pm 10\%$ 

 $T_A = 0^{\circ}C$  to  $+70^{\circ}C$  $T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$  $V_{LC} = 0.2V$ - 11 0.01

Min. = 4.75V Min. = 4.50V Max. = 5.25V (Commercial) Max. = 5.50V (Military)

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>		MIN.	TYP.(2)	MAX.	UNIT
Іссан	Quiescent Power Supply Current CP = H	$\label{eq:constraint} \begin{array}{l} V_{CC} = Max. \\ V_{HC} \leq V_{IN}, V_{IN} \leq V_{LC} \\ f_{CP} = 0, CP = H \end{array}$			-	_	mA
ICCOL	Quiescent Power Supply Current CP = L	$\label{eq:constraint} \begin{array}{l} V_{CC} = Max. \\ V_{HC} \leq V_{IN'} \ V_{IN} \leq V_{LC} \\ f_{CP} = 0, \ CP = L \end{array}$			_	_	mA
I <sub>CCT</sub>	Quiescent Input Power Supply <sup>(5)</sup> Current (per Input @ TTL High)	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4V, f <sub>CP</sub> = 0	-	-	_	mA/ Input	
1		$V_{CC} = Max.$	MIL.	-		-	mA/
CCD	Dynamic Power Supply Current	$V_{HC} \le V_{IN}, V_{IN} \le V_{LC}$ Outputs Open, $\overline{OE} = L$	COM'L.		-	_	MHz
		V <sub>CC</sub> = Max., f <sub>CP</sub> = 10MHz Outputs Open, OE = L	MIL.	1			
	Total Power Supply Current <sup>(6)</sup>	$CP = 50\% \text{ Duty cycle}$ $V_{HC} \le V_{IN}, V_{IN} \le V_{LC}$	COM'L.		-		mA
I <sub>CC</sub>	Total Fower Supply Currenter	V <sub>CC</sub> = Max., f <sub>CP</sub> = 10MHz Outputs Open, OE = L	MIL.	-	70	150	
		$CP = 50\% \text{ Duty cycle}$ $V_{IH} = 3.4V, V_{IL} = 0.4V$	COM'L.		70	125	

#### NOTES:

5. I<sub>CCT</sub> is derived by measuring the total current with all the inputs tied together at 3.4V, subtracting out I<sub>CCOH</sub>, then dividing by the total number of inputs.

6. Total Supply Current is the sum of the Quiescent current and the Dynamic current (at either CMOS or TTL input levels). For all conditions, the Total Supply Current can be calculated by using the following equation:

 $I_{CC} = I_{CCQH}(CD_H) + I_{CCQL} (1 - CD_H) + I_{CCT} (N_T \times D_H) + I_{CCD} (f_{CP})$ 

CD<sub>H</sub> = Clock duty cycle high period.

D<sub>H</sub> = Data duty cycle TTL high period (V<sub>IN</sub> = 3.4V).

N<sub>T</sub> = Number of dynamic inputs driven at TTL levels.

f<sub>CP</sub> = Clock Input frequency.

#### IDT49C401A **AC ELECTRICAL CHARACTERISTICS** (Military and Commercial Temperature Ranges)

The tables below specify the guaranteed performance of the IDT49C401A over the -55°C to +125°C and 0°C to +70°C temperature ranges. All times are in nanoseconds and are measured between the 1.5V signal level. The inputs switch between 0V and 3V with signal transition rates of 1V per nanosecond. All outputs have maximum DC current loads.

# CYCLE TIME AND CLOCK CHARACTERISTICS

	MIL.	COM'L.	UNITS
Read-Modify-Write Cycle (from selection of A, B registers to end of cycle)	28	24	ns
Maximum Clock Frequency to shift Q (50% duty cycle, I=C32 or E32)	35	41	MHz
Minimum Clock LOW Time	13	11	ns
Minimum Clock HIGH Time	13	11	ns
Minimum Clock Period	36	31	ns

		ТО ОИТРИТ															
FROM INPUT	Ŷ		(MSS = L) G, P		(MSS = H) F <sub>15</sub> OVR			C <sub>n+16</sub>		F = 0		RAM <sub>0</sub> RAM <sub>15</sub>		Q <sub>0</sub> Q <sub>15</sub>		UNIT	
	MIL.	COM'L.	MIL.	COM'L.	MIL.	COM'L.	MIL.	COM'L.	MIL.	COM'L.	MIL.	COM'L.	MIL.	COM'L.	MIL.	COM'L.	1
A, B Address	41	37	39	35	41	37	41	37	37	34	41	37	40	36		—	ns
D	32	29	29	26	29	26	31	28	27	25	32	29	28	26	-		ns
C <sub>n</sub>	29	26	_		26	24	25	23	20	18	29	26	23	21			ns
I <sub>0,1,2</sub>	35	32	30	27	35	32	34	31	29	26	35	32	30	27		-	ns
I <sub>3,4,5</sub>	35	32	28	26	34	31	34	31	27	25	35	32	28	26	—	-	ns
I <sub>6,7,8,9</sub>	25	23	_	-	-	-	_	-	-	-	—	_	20	18	20	18	ns
A Bypass ALU (I = AXX, 1XX, 3XX)	30	27			_	_	_	-		_		ana		_		_	ns
Clock -	34	31	31	28	33	30	34	31	30	27	34	31	34	31	25	23	ns

#### COMBINATIONAL PROPAGATION DELAYS(1) (C1 = 50pF)

# SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP INPUT)

	CP:		۲		ŧ	7	<b>/</b>	-		
INPUT		IP TIME RE H→L		D TIME R H→L		P TIME RE L→H		D TIME ER L→H	UNIT	
	MIL.	COM'L.	MIL.	COM'L.	MIL.	COM'L.	MIL.	COM'L.		
A,B Source Address	11	10	0(3)	0(3)	24 <sup>(4)</sup>	21 <sup>(4)</sup>	0	0	ns	
B Destination Address	11	10		Do not c	hange <sup>(2)</sup>		0	0	ns	
D	(1)	_	-	- 1	12/22(5)	10/20(5)	0	0	ns	
C <sub>n</sub>	-	_	-	-	17	15	0	0	ns	
I <sub>0,1,2</sub>	-	-	_	-	28	25	0	0	ns	
I <sub>3,4,5</sub>	-	-	_	-	28	25	0	0	ns	
I <sub>6,7,8,9</sub>	11	10		Do not c	hange <sup>(2)</sup>		0	0	ns	
RAM <sub>0,15</sub> ,Q <sub>0,15</sub>	- 1	-	-	- 1	12	11	0	0	ns	

#### NOTES:

- 1. A dash indicates a propagation delay or set-up time constraint does not exist.
- 2. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation.
- Source addresses must be stable prior to the H-L transition to allow time to access the source data before the latches close. The A address may then be changed. The B address could be changed if it is not a destination; i.e., if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.
- 4. The set-up time prior to the clock L→H transition is to allow time for data to be accessed, passed through the ALU, and returned to the RAM. It includes all the time from stable A and B addresses to the clock L→H transition, regardless of when the clock H→L transition occurs.
- 5. First value is direct path (DATA<sub>IN</sub> RAM/Q Register). Second value is indirect path (DATA<sub>IN</sub> ALU RAM/Q Register).

## IDT49C401 AC ELECTRICAL CHARACTERISTICS (Military and Commercial Temperature Ranges)

The tables below specify the guaranteed performance of the IDT49C401 over the  $-55^{\circ}$ C to  $+125^{\circ}$ C and 0°C to  $+70^{\circ}$ C temperature ranges. All times are in nanoseconds and are measured between the 1.5V signal level. The inputs switch between 0V and 3V with signal transition rates of 1V per nanosecond. All outputs have maximum DC current loads.

## CYCLE TIME AND CLOCK CHARACTERISTICS

	MIL.	COM'L.	UNITS
Read-Modify-Write Cycle (from selection of A, B registers to end of cycle)	50	48	ns
Maximum Clock Frequency to shift Q (50% duty cycle, I=C32 or E32)	20	21	MHz
Minimum Clock LOW Time	30	30	ns
Minimum Clock HIGH Time	20	20	ns
Minimum Clock Period	50	48	ns

								тс	OUT	PUT							
FROM INPUT		Y		65 = L) G, P		(MSS F <sub>15</sub>	6 = H)	OVR		C <sub>n+16</sub>	F	F = 0		RAM <sub>0</sub> AM <sub>15</sub>		Q <sub>0</sub> Q <sub>15</sub>	UNIT
	MIL.	COM'L.	MIL.	COM'L.	MIL.	COM'L.	MIL.	COM'L.	MIL.	COM'L.	MIL.	COM'L.	MIL.	COM'L.	MIL.	COM'L.	
A, B Address	52	47	47	42	52	47	47	42	38	34	52	47	44	40		-	ns
D	35	32	34	31	35	32	34	31	27	25	35	32	28	26		-	ns
C <sub>n</sub>	29	26	-	-	29	26	27	25	20	18	29	26	23	21	-	-	ns
I <sub>0,1,2</sub>	41	37	30	27	41	37	38	35	29	26	41	37	30	27	-	-	ns
I <sub>3,4,5</sub>	40	36	28	.26	40	36	37	34	27	25	40	36	28	26	-	-	ns
I <sub>6,7,8,9</sub>	26	24		-	-	-		-	-		_	-	20	18	20	18	ns
A Bypass ALU (I = AXX, 1XX, 3XX)	30	27	_	-	-	-	_	_	-	-	-	_	_		_	-	ns
Clock —	42	38	41	37	42	38	41	37	30	27	42	38	41	37	25	23	ns

## COMBINATIONAL PROPAGATION DELAYS(1) (CL = 50pF)

## SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP INPUT)

	CP:		<u>ر</u>		ŧ	7	<b>/</b>	-	
INPUT		SET-UP TIME BEFORE H→L				IP TIME RE L→H	HOLD TIME AFTER L→H		UNIT
	MIL.	COM'L.	MIL.	COM'L.	MIL.	COM'L.	MIL.	COM'L.	
A,B Source Address	20	18	0(3)	0(3)	50 <sup>(4)</sup>	48 <sup>(4)</sup>	0	0	ns
B Destination Address	20	18		Do not o	hange <sup>(2)</sup>		0	0	ns
D	(1)	_		-	30/40(5)	26/36(5)	0	0	ns
C <sub>n</sub>	-	-	-	-	35	32	0	0	ns
I <sub>0,1,2</sub>		_	_	-	45	41	0	0	ns
I <sub>3,4,5</sub>		-	_	_	45	41	0	0	ns
I <sub>6,7,8,9</sub>	12	11		Do not o	hange <sup>(2)</sup>		0	0	ns
RAM <sub>0,15</sub> ,Q <sub>0,15</sub>	-	-	-	-	12	11	0	0	ns

#### NOTES:

1. A dash indicates a propagation delay or set-up time constraint does not exist.

2. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation.

 Source addresses must be stable prior to the H-L transition to allow time to access the source data before the latches close. The A address may then be changed. The B address could be changed if it is not a destination; i.e., if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.

- 4. The set-up time prior to the clock L-H transition is to allow time for data to be accessed, passed through the ALU, and returned to the RAM. It includes all the time from stable A and B addresses to the clock L-H transition, regardless of when the clock H-L transition occurs.
- 5. First value is direct path (DATA<sub>IN</sub> RAM/Q REGISTER). Second value is indirect path (DATA<sub>IN</sub> ALU RAM/Q REGISTER).

# IDT49C401 OUTPUT ENABLE/DISABLE TIMES

(C<sub>1</sub> = 5pF, measured to 0.5V change of V<sub>OUT</sub> in nanoseconds)


 INDUT	OUTPUT	ENA	BLE	DISABLE		
INPUT	001901	MIL.	COM'L.	MIL.	COM'L.	
ŌĒ	Y	25	23	25	23	

# IDT49C401A OUTPUT ENABLE/DISABLE TIMES

(C<sub>L</sub> = 5pF, measured to 0.5V change of V<sub>OUT</sub> in nanoseconds)

	OUTPUT	ENA	BLE	DISABLE		
	001901	MIL.	COM'L.	MIL.	COM'L.	
ŌĒ	Y	22	20	20	18	

## TEST LOAD CIRCUITS



### CAPACITANCE (T<sub>A</sub> = +25°C, f = 1.0MHz)

SYMBOL	PARAMETER <sup>(1)</sup>	CONDITIONS	TYP.	UNIT
CIN	Input Capacitance	V <sub>IN</sub> = 0V	5	pF
COUT	Output Capacitance	V <sub>OUT</sub> = 0V	7	pF

NOTE:

1. This parameter is sampled and not 100% tested.

## AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V	
Input Rise/Fall Times	1V/ns	
Input Timing Reference Levels	1.5V	
Output Reference Levels	1.5V	
Output Load	See Fig. 1	

# **INPUT/OUTPUT INTERFACE CIRCUITRY**




Figure 2. Input Structure (All Inputs)





Figure 3. Output Structure (All Outputs Except F = 0)



MSD39C01C-009

Figure 4. Output Structure (F = Only)