



2.5V CMOS DUAL 1-TO-5 CLOCK DRIVER

IDT49FCT20805

FEATURES:


- Advanced CMOS Technology
- Guaranteed low skew < 200ps (max.)
- Very low propagation delay < 2.5ns (max)
- Very low duty cycle distortion < 270ps (max)
- Very low CMOS power levels
- Operating frequency up to 166MHz
- TTL compatible inputs and outputs
- Two independent output banks with 3-state control
- 1:5 fanout per bank
- "Heartbeat" monitor output
- $V_{CC} = 2.5V \pm 0.2V$
- Available in SSOP and QSOP packages

DESCRIPTION:


The FCT20805 is a 2.5 volt clock driver built using advanced CMOS technology. The device consists of two banks of drivers, each with a 1:5 fanout and its own output enable control. The device has a "heartbeat" monitor for diagnostics and PLL driving. The MON output is identical to all other outputs and complies with the output specifications in this document. The FCT20805 offers low capacitance inputs.

The FCT20805 is designed for high speed clock distribution where signal quality and skew are critical. The FCT20805 also allows single point-to-point transmission line driving in applications such as address distribution, where one signal must be distributed to multiple receivers with low skew and high signal quality.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



SSOP/ QSOP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
V _{CC}	Input Power Supply Voltage	-0.5 to +4.6	V
V _I	Input Voltage	-0.5 to +5.5	V
V _O	Output Voltage	-0.5 to V _{CC} +0.5	V
T _J	Junction Temperature	150	°C
T _{STG}	Storage Temperature	-65 to +165	°C

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	3	4	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	—	6	pF

NOTE:

- This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	Description
$\overline{OE}_A, \overline{OE}_B$	3-State Output Enable Inputs (Active LOW)
IN _A , IN _B	Clock Inputs
OAn, OBn	Clock Outputs
MON	Monitor Output

FUNCTION TABLE (1)

Inputs		Outputs	
$\overline{OE}_A, \overline{OE}_B$	IN _A , IN _B	OAn, OBn	MON
L	L	L	L
L	H	H	H
H	L	Z	L
H	H	Z	H

NOTE:

- H = HIGH
L = LOW
Z = High-Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified

Industrial: T_A = -40°C to +85°C, V_{CC} = 2.5V ± 0.2V

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
V _{IH}	Input HIGH Level			1.7	—	5.5	V
V _{IL}	Input LOW Level			-0.5	—	0.7	V
I _{IH}	Input HIGH Current	V _{CC} = Max.	V _I = 5.5V	—	—	±1	μA
I _{IL}	Input LOW Current	V _{CC} = Max.	V _I = GND	—	—	±1	
I _{OZH} I _{OZL}	High Impedance Output Current (3-State Outputs Pins)	V _{CC} = Max.	V _O = V _{CC} V _O = GND	—	—	±1 ±1	
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _{IIN} = -18mA		—	-0.7	-1.2	V
I _{ODH}	Output HIGH Current	V _{CC} = 2.5V, V _{IN} = V _{IH} or V _{IL} , V _O = 1.25V ^(3,4)		-15	-35	-90	mA
I _{ODL}	Output LOW Current	V _{CC} = 2.5V, V _{IN} = V _{IH} or V _{IL} , V _O = 1.25V ^(3,4)		25	55	100	mA
I _{OS}	Short Circuit Current	V _{CC} = Max., V _O = GND ^(3,4)		-30	-50	-120	mA
V _{OH}	Output HIGH Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OH} = -8mA I _{OH} = -100μA	1.7 ⁽⁵⁾ V _{CC} - 0.2	—	—	V
V _{OL}	Output LOW Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OL} = 8mA I _{OL} = 100μA	—	0.2	0.4 0.2	V

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 2.5V, 25°C ambient.
- Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- This parameter is guaranteed but not tested.
- V_{OH} = V_{CC} - 0.6V at rated current.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
I _{CC} I _{CC} H I _{CC} Z	Quiescent Power Supply Current	V _{CC} = Max. V _{IN} = GND or V _{CC}		—	0.1	20	μA
ΔI _{CC}	Power Supply Current per Input HIGH	V _{CC} = Max. V _{IN} = V _{CC} - 0.6V		—	35	250	μA
I _{CCD}	Dynamic Power Supply Current per Output ⁽³⁾	V _{CC} = Max. C _L = 15pF All Outputs Toggling	V _{IN} = V _{CC} V _{IN} = GND	—	65	100	μA/MHz
I _C	Total Power Supply Current ⁽⁴⁾	V _{CC} = Max. C _L = 15pF All Outputs Toggling	V _{IN} = V _{CC} V _{IN} = GND	—	100	125	mA
		All Outputs Toggling f _i = 133MHz	V _{IN} = V _{CC} - 0.6V V _{IN} = GND	—	100	125	
		V _{CC} = Max. C _L = 15pF All Outputs Toggling	V _{IN} = V _{CC} V _{IN} = GND	—	115	150	
		All Outputs Toggling f _i = 166MHz	V _{IN} = V _{CC} - 0.6V V _{IN} = GND	—	115	150	

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 2.5V, +25°C ambient.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

4. I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}

$$I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_o N_o)$$

$$I_{CC} = \text{Quiescent Current (I}_{CC,L}, I_{CC,H} \text{ and } I_{CC,Z})$$

$$\Delta I_{CC} = \text{Power Supply Current for a TTL High Input (V}_{IN} = V_{CC} - 0.6V)$$

$$D_H = \text{Duty Cycle for TTL Inputs High}$$

$$N_T = \text{Number of TTL Inputs at } D_H$$

$$I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$$

$$f_o = \text{Output Frequency}$$

$$N_o = \text{Number of Outputs at } f_o$$

SWITCHING CHARACTERISTICS OVER OPERATING RANGE^(3,4)


Symbol	Parameter	Conditions ⁽¹⁾	Min. ⁽²⁾	Max.	Unit
t _{PLH}	Propagation Delay	C _L = 15pF f ≤ 133MHz	1	3	ns
t _{PHL}	INA to OAn, INb to OBn				
t _R	Output Rise Time (0.8V to 2V)		—	1.5	ns
t _F	Output Fall Time (2V to 0.8V)		—	1.5	ns
t _{SK(O)}	Same device output pin to pin skew ⁽⁵⁾		—	270	ps
t _{SK(P)}	Pulse skew ^(6,9)		—	270	ps
t _{SK(PP)}	Part to part skew ⁽⁷⁾		—	550	ps
t _{PZL}	Output Enable Time		—	5.2	ns
t _{PZH}	\overline{OE}_A to OAn, \overline{OE}_B to OBn				
t _{PLZ}	Output Disable Time		—	5.2	ns
t _{PHZ}	\overline{OE}_A to OAn, \overline{OE}_B to OBn				
f _{MAX}	Input Frequency	—	133	MHz	

Symbol	Parameter	Conditions ^(1,8)	Min. ⁽²⁾	Max.	Unit
t _{PLH}	Propagation Delay	C _L = 15pF 133MHz ≤ f ≤ 166MHz	0.5	2.5	ns
t _{PHL}	INA to OAn, INb to OBn				
t _R	Output Rise Time (0.7V to 1.7V)		—	1.25	ns
t _F	Output Fall Time (1.7V to 0.7V)		—	1.25	ns
t _{SK(O)}	Same device output pin to pin skew ⁽⁵⁾		—	200	ps
t _{SK(P)}	Pulse skew ^(6,9)		—	270	ps
t _{SK(PP)}	Part to part skew ⁽⁷⁾		—	550	ps
t _{PZL}	Output Enable Time		—	5.2	ns
t _{PZH}	\overline{OE}_A to OAn, \overline{OE}_B to OBn				
t _{PLZ}	Output Disable Time		—	5.2	ns
t _{PHZ}	\overline{OE}_A to OAn, \overline{OE}_B to OBn				
f _{MAX}	Input Frequency	—	166	MHz	


NOTES:

1. See test circuits and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. t_{PLH} and t_{PHL} are production tested. All other parameters guaranteed but not production tested.
4. Propagation delay range indicated by Min. and Max. limit is due to V_{CC}, operating temperature and process parameters. These propagation delay limits do not imply skew.
5. Skew measured between all outputs under identical transitions and load conditions.
6. Skew measured is difference between propagation delay times t_{PHL} and t_{PLH} of same outputs under identical load conditions.
7. Part to part skew for all outputs given identical transitions and load conditions at identical V_{CC} levels and temperature.
8. Airflow of 1m/s is recommended for frequencies above 133MHz.
9. This parameter is measured using f = 1MHz.


TEST CIRCUITS AND WAVEFORMS



Enable and Disable Time Circuit



CL = 15pF Test Circuit



$$t_{SK(o)} = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

Output Skew - tsk(o)

SWITCH POSITION

Test	Switch
Disable Low Enable Low	4.6V
Disable High Enable High	GND


TEST CONDITIONS

Symbol	Vcc = 2.5V ±0.2V	Unit
CL	15	pF
RT	Zout of pulse generator	Ω
RL	33	Ω
tr / tf	1 (0V to 2.5V or 2.5V to 0V)	ns

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.
 RT = Termination resistance: should be equal to Zout of the Pulse Generator.
 tr / tf = Rise/Fall time of the input stimulus from the Pulse Generator.


TEST CIRCUITS AND WAVEFORMS



Enable and Disable Times


NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH




Part-to-Part Skew - tsk(PP)

Part-to-Part Skew is for the same package and speed grade.



Propagation Delay



Pulse Skew

ORDERING INFORMATION

IDT49FCT	XXXX	X	X		
	Device Type	Package	Process		
			I		-40°C to +85°C (Industrial)
			PY		Shrink Small Outline IC
			Q		Quarter-size Small Outline IC
			20805		2.5V CMOS Dual 1-to-5 Clock Driver



CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054

for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com

for Tech Support:
logichelp@idt.com
(408) 654-6459