



# FAST CMOS OCTAL BUFFER/LINE DRIVER

**IDT54/74FCT244/A/C**


## FEATURES:

- IDT54FCT244 equivalent to FAST™ speed and drive
- IDT54/74FCT244A 25% faster than FAST
- IDT74FCT244C up to 55% faster than FAST
- I<sub>OL</sub> = 64mA (commercial) and 48mA (military)
- CMOS power levels (1mW typ. static)
- Military product compliant to MIL-STD-883, Class B
- Meets or exceeds JEDEC Standard 18 specifications
- Available in the following packages:
  - Commercial: SOIC
  - Military: CERDIP, LCC

## DESCRIPTION:

The IDT octal buffer/line drivers are built using an advanced dual metal CMOS technology. The FCT244 is designed to be employed as a memory and address driver, clock driver, and bus-oriented transmitter/receiver which provides improved board density.

## FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.


MILITARY AND COMMERCIAL TEMPERATURE RANGES

JUNE 2002

## PIN CONFIGURATION



CERDIP/ SOIC  
TOP VIEW



LCC  
TOP VIEW

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Commercial	Military	Unit
V <sub>TERM</sub> <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7	-0.5 to +7	V
V <sub>TERM</sub> <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to V <sub>CC</sub>	-0.5 to V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature under BIAS	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	0.5	0.5	W
I <sub>OUT</sub>	DC Output Current	120	120	mA

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed V<sub>CC</sub> by +0.5V unless otherwise noted.
- Input and V<sub>CC</sub> terminals only.
- Output and I/O terminals only.

## CAPACITANCE (T<sub>A</sub> = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	8	12	pF

### NOTE:

- This parameter is measured at characterization but not tested.

## PIN DESCRIPTION

Pin Names	Description
$\overline{OE}_A$ , $\overline{OE}_B$	3-State Output Enable Inputs (Active LOW)
D <sub>xx</sub>	Inputs
O <sub>xx</sub>	Outputs

## FUNCTION TABLE<sup>(1)</sup>

Inputs			Outputs
$\overline{OE}_A$	$\overline{OE}_B$	D	
L	L	L	L
L	L	H	H
H	H	X	Z

### NOTE:

- H = HIGH Voltage Level  
X = Don't Care  
L = LOW Voltage Level  
Z = High Impedance

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:  $V_{LC} = 0.2V$ ;  $V_{HC} = V_{CC} - 0.2V$

Commercial:  $T_A = 0^\circ C$  to  $+70^\circ C$ ,  $V_{CC} = 5.0V \pm 5\%$ , Military:  $T_A = -55^\circ C$  to  $+125^\circ C$ ,  $V_{CC} = 5.0V \pm 10\%$

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$V_{IH}$	Input HIGH Level	Guaranteed Logic HIGH Level		2	—	—	V
$V_{IL}$	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
$I_{IH}$	Input HIGH Current	$V_{CC} = \text{Max.}$	$V_I = V_{CC}$	—	—	5	$\mu A$
$I_{IL}$	Input LOW Current		$V_I = 2.7V$	—	—	5 <sup>(4)</sup>	
			$V_I = 0.5V$	—	—	-5 <sup>(4)</sup>	
			$V_I = GND$	—	—	-5	
$I_{OZH}$	Off State (High Impedance) Output Current	$V_{CC} = \text{Max.}$	$V_O = V_{CC}$	—	—	10	$\mu A$
$I_{OZL}$			$V_O = 2.7V$	—	—	10 <sup>(4)</sup>	
			$V_O = 0.5V$	—	—	-10 <sup>(4)</sup>	
			$V_O = GND$	—	—	-10	
$V_{IK}$	Clamp Diode Voltage	$V_{CC} = \text{Min.}, I_{IN} = -18mA$		—	-0.7	-1.2	V
$I_{OS}$	Short Circuit Current	$V_{CC} = \text{Max.}, V_O = GND$ <sup>(3)</sup>		-60	-120	—	mA
$V_{OH}$	Output HIGH Voltage	$V_{CC} = 3V, V_{IN} = V_{LC} \text{ or } V_{HC}, I_{OH} = -32\mu A$		$V_{HC}$	$V_{CC}$	—	V
		$V_{CC} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -300\mu A$	$V_{HC}$	$V_{CC}$	—	
			$I_{OH} = -12mA \text{ MIL}$	2.4	4.3	—	
			$I_{OH} = -15mA \text{ COM'L}$	2.4	4.3	—	
$V_{OL}$	Output LOW Voltage	$V_{CC} = 3V, V_{IN} = V_{LC} \text{ or } V_{HC}, I_{OL} = 300\mu A$		—	GND	$V_{LC}$	V
		$V_{CC} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 300\mu A$	—	GND	$V_{LC}$ <sup>(4)</sup>	
			$I_{OL} = 48mA \text{ MIL}$	—	0.3	0.55	
			$I_{OL} = 64mA \text{ COM'L}$	—	0.3	0.55	

### NOTES:

- For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at  $V_{CC} = 5.0V$ ,  $+25^\circ C$  ambient and maximum loading.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- This parameter is guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS

$V_{LC} = 0.2V$ ;  $V_{HC} = V_{CC} - 0.2V$

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
I <sub>CC</sub>	Quiescent Power Supply Current	V <sub>CC</sub> = Max. V <sub>IN</sub> ≥ V <sub>HC</sub> ; V <sub>IN</sub> ≤ V <sub>LC</sub>		—	0.2	1.5	mA
ΔI <sub>CC</sub>	Quiescent Power Supply Current TTL Inputs HIGH	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4V <sup>(3)</sup>		—	0.5	2	mA
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>(4)</sup>	V <sub>CC</sub> = Max. Outputs Open O <sub>E</sub> A = O <sub>E</sub> B = GND One Input Toggling 50% Duty Cycle	V <sub>IN</sub> ≥ V <sub>HC</sub> V <sub>IN</sub> ≤ V <sub>LC</sub>	—	0.15	0.25	mA/ MHz
I <sub>C</sub>	Total Power Supply Current <sup>(6)</sup>	V <sub>CC</sub> = Max. Outputs Open f <sub>i</sub> = 10MHz 50% Duty Cycle O <sub>E</sub> A = O <sub>E</sub> B = GND One Bit Toggling	V <sub>IN</sub> ≥ V <sub>HC</sub> V <sub>IN</sub> ≤ V <sub>LC</sub> (FCT)	—	1.7	4	mA
			V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND	—	2	5	
		V <sub>CC</sub> = Max. Outputs Open f <sub>i</sub> = 2.5MHz 50% Duty Cycle O <sub>E</sub> A = O <sub>E</sub> B = GND Eight Bits Toggling	V <sub>IN</sub> ≥ V <sub>HC</sub> V <sub>IN</sub> ≤ V <sub>LC</sub> (FCT)	—	3.2	6.5 <sup>(5)</sup>	
			V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND	—	5.2	14.5 <sup>(5)</sup>	

### NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient.

3. Per TTL driven input (V<sub>IN</sub> = 3.4V). All other inputs at V<sub>CC</sub> or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of ΔI<sub>CC</sub> formula. These limits are guaranteed but not tested.

6. I<sub>C</sub> = I<sub>QUIESCENT</sub> + I<sub>INPUTS</sub> + I<sub>DYNAMIC</sub>

I<sub>C</sub> = I<sub>CC</sub> + ΔI<sub>CC</sub> D<sub>HNT</sub> + I<sub>CCD</sub> (f<sub>CP</sub>/2 + f<sub>i</sub>N<sub>i</sub>)

I<sub>CC</sub> = Quiescent Current

ΔI<sub>CC</sub> = Power Supply Current for a TTL High Input (V<sub>IN</sub> = 3.4V)

D<sub>H</sub> = Duty Cycle for TTL Inputs High

N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>

I<sub>CCD</sub> = Dynamic Current caused by an Input Transition Pair (HLH or LHL)

f<sub>CP</sub> = Clock Frequency for register devices (zero for non-register devices)

f<sub>i</sub> = Input Frequency

N<sub>i</sub> = Number of Inputs at f<sub>i</sub>

All currents are in milliamperes and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE<sup>(1,2)</sup>


Symbol	Parameter	Condition	54FCT244		54/74FCT244A				74FCT244C		Unit
			Mil.		Com'l.		Mil.		Com'l.		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>PLH</sub>	Propagation Delay	C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω	1.5	7	1.5	4.8	1.5	5.1	1.5	4.1	ns
t <sub>PHL</sub>	Dx to Ox										
t <sub>PZH</sub>	Output Enable Time		1.5	8.5	1.5	6.2	1.5	6.5	1.5	5.8	
t <sub>PZL</sub>	Output Disable Time										
t <sub>PHZ</sub>	Output Disable Time										
t <sub>PLZ</sub>	Output Disable Time										

### NOTES:

1. See test circuit and waveforms.


2. Minimum limits are guaranteed but not tested on Propagation Delays.

TEST CIRCUITS AND WAVEFORMS




Octal Link

Test Circuits for All Outputs



Octal Link

Set-Up, Hold, and Release Times



Octal Link


Propagation Delay

SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open


DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.  
RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.



Pulse Width

Octal Link



Octal Link

Enable and Disable Times

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; Zo ≤ 50Ω; tr ≤ 2.5ns; tr ≤ 2.5ns.

## ORDERING INFORMATION

IDT	XX	FCT	XXXX	XX	X	
Temp. Range	Device Type	Package	Process			
					Blank B	Commercial MIL-STD-883, Class B
					SO SOG	<u>Commercial Options</u> Small Outline IC SOIC - Green
					D L	<u>Military Options</u> CERDIP Leadless Chip Carrier
					244 244A 244C	Octal Buffer/Line Driver
					54 74	- 55°C to +125°C 0°C to +70°C

## DATA SHEET DOCUMENT HISTORY

6/21/2002 Updated according to PDNs Logic-00-07 and Logic-01-04



**CORPORATE HEADQUARTERS**  
2975 Stender Way  
Santa Clara, CA 95054

**for SALES:**  
800-345-7015 or 408-727-6116  
fax: 408-492-8674  
www.idt.com

**for Tech Support:**  
logichelp@idt.com  
(408) 654-6459