



Integrated Device Technology, Inc.

CMOS STATIC RAMS 64K (8K x 8-BIT) CACHE-TAG RAM

PRELIMINARY IDT7174S

FEATURES:

- High-speed address/access time
 - Military: 45/55ns (max.)
 - Commercial: 35/45ns (max.)
- High-speed chip select access time
 - Military: 25/30ns (max.)
 - Commercial: 20/25ns (max.)
- High-speed comparison time
 - Military: 45/55ns (max.)
 - Commercial: 37/45ns (max.)
- Low-power operation
 - IDT7174S
 - Active: 300mW (typ.)
- Produced with advanced CEMOS™ high-performance technology
- Single 5V ($\pm 10\%$) power supply
- Input and output directly TTL-compatible
- Three-state output
- Static operation: no clocks or refresh required
- Standard 28-pin DIP (600 mil), 28-pin THINDIP (400 mil) and 32-pin LCC
- High-speed asynchronous RAM Clear on Pin 1 (Reset Cycle Time = $2 \times T_{AA}$) (Note: Some duty cycle limitations may apply)
- Match Output on Pin 26
- Military product 100% screened to MIL-STD-883, Class B

DESCRIPTION:

The IDT7174 is a high-speed cache address comparator subsystem consisting of a 65,536 bit static RAM organized as 8K x 8 and an 8-bit comparator. The IDT7174 can also be used as an 8K x 8 high-speed static RAM. A single IDT7174 can provide address comparison for 8K cache words as 21 bits of address organized as 13 word cache address bits and 8 upper address bits. Two IDT7174s can be combined to provide 29 bits of address comparison, etc. The IDT7174 also provides a single RAM clear control, which clears all words in the internal RAM to zero when activated. This allows the tag bits for all locations to be cleared at power-on or system reset, a requirement for cache comparator systems.


The IDT7174 is fabricated using IDT's high-performance, high-reliability technology — CEMOS. Address access times as fast as 35ns, chip select times of 20ns and comparison times of 37ns are available with maximum power consumption of 825mW.

All inputs and outputs of the IDT7174 are TTL-compatible and the device operates from a single 5V supply. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation.

The IDT7174 is packaged in either a 28-pin, 600 mil DIP; a 28-pin, 400 mil THINDIP, or a 32-pin leadless chip carrier, providing high board level packing densities.

The IDT7174 Military grade Cache Comparator is 100% processed in compliance to the test methods of MIL-STD-883, Method 5004, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

SRD7174-001


MILITARY AND COMMERCIAL TEMPERATURE RANGES

JULY 1986

©1986 Integrated Device Technology, Inc.


Printed in U.S.A.

PIN CONFIGURATIONS



SRD7174-002


**DIP
TOP VIEW**



SRD7174-003

**LCC
TOP VIEW**

LOGIC SYMBOL



SRD7174-004

PIN NAMES

A ₀₋₁₂	Address	\overline{WE}	Write Enable
I/O ₁₋₈	Data Input/Output	\overline{OE}	Output Enable
\overline{CS}	Chip Select	GND	Ground
RESET	Memory Reset	V _{CC}	Power
MATCH	Data/Memory Match (Open Drain)		

2

ABSOLUTE MAXIMUM RATINGS(1)

SYMBOL	RATING	VALUE	UNIT
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T _A	Operating Temperature	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-65 to +135	°C
T _{STG}	Storage Temperature	-65 to +150	°C
P _T	Power Dissipation	1.0	W
I _{OUT}	DC Output Current	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

1. V_{IL} min = -3.0V for pulse width less than 20ns.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

GRADE	AMBIENT TEMPERATURE	GND	V _{CC}
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

DC ELECTRICAL CHARACTERISTICS

$V_{CC} = 5.0V \pm 10\%$, $V_{LC} = 0.2V$, $V_{HC} = V_{CC} - 0.2V$

SYMBOL	PARAMETER	TEST CONDITIONS	IDT7174S			UNIT	
			MIN.	TYP. ⁽¹⁾	MAX.		
$ I_{Ll} $	Input Leakage Current	$V_{CC} = \text{Max.}; V_{IN} = \text{GND to } V_{CC}$	MIL. COM'L.	— —	10 5	μA	
$ I_{Lo} $	Output Leakage Current ⁽²⁾	$V_{CC} = \text{Max.}$ $CS = V_{IH}, V_{OUT} = \text{GND to } V_{CC}$	MIL. COM'L.	— —	10 5	μA	
V_{OL}	Output Low Voltage	$I_{OL} = 18\text{mA MATCH}$	MIL.	—	—	0.5	V
		$I_{OL} = 22\text{mA MATCH}$	COM'L.	—	—	0.5	V
		$I_{OL} = 10\text{mA}, V_{CC} = \text{Min.}$		—	—	0.5	V
		$I_{OL} = 8\text{mA}, V_{CC} = \text{Min.}$		—	—	0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -4\text{mA}, V_{CC} = \text{Min.}$ (Except Match)		2.4	—	—	V

NOTES:

1. Typical limits are at $V_{CC} = 5.0V$, $+25^\circ C$ ambient.
2. Data and match.

DC ELECTRICAL CHARACTERISTICS(1,2)

$V_{CC} = 5.0V \pm 10\%$, $V_{LC} = 0.2V$, $V_{HC} = V_{CC} - 0.2V$

SYMBOL	PARAMETER	POWER	35ns		45ns		55ns		UNIT
			COM'L.	MIL.	COM'L.	MIL.	COM'L.	MIL.	
I_{CC1}	Operating Power Supply Current Output Open, $V_{CC} = \text{Max.}, f = 0$	S	110	—	110	125	—	125	mA
I_{CC2}	Dynamic Operating Current Output Open, $V_{CC} = \text{Max.}, f = f \text{ Max.}$	S	150	—	140	150	—	145	mA

NOTES:

1. All values are maximum guaranteed values.
2. This device has no power down mode.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figs. 1, 2, and 3




Figure 1. Output Load

*Including scope and jig





Figure 2. Output Load

(for $t_{CLZ}, t_{OLZ}, t_{CHZ}, t_{OHZ}, t_{ow}, t_{whz}$)



$R_L = 200\Omega$ (COM'L.)
 $= 270\Omega$ (MIL.)

Figure 3. Output Load for Match


AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, All Temperature Ranges)

SYMBOL	PARAMETER	IDT7174S35 ⁽¹⁾		IDT7174S45		IDT7174S55 ⁽⁴⁾		UNITS
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
READ CYCLE								
t_{RC}	Read Cycle Time	35	—	45	—	55	—	ns
t_{AA}	Address Access Time	—	35	—	45	—	55	ns
t_{ACS}	Chip Select Access Time	—	20	—	25	—	30	ns
t_{CLZ}	Chip Select to Output in Low Z	0	—	0	—	0	—	ns
t_{OE}	Output Enable to Output Valid	—	20	—	25	—	30	ns
t_{OLZ}	Output Enable to Output in Low Z ⁽²⁾	0	—	0	—	0	—	ns
t_{CHZ}	Chip Select to Output in High Z ⁽²⁾	—	15	—	20	—	25	ns
t_{OHZ}	Output Disable to Output in High Z ⁽²⁾	—	15	—	20	—	25	ns
t_{OH}	Output Hold from Address Change	5	—	5	—	5	—	ns
t_{PU}	Chip Select to Power Up Time ⁽²⁾	0	—	0	—	0	—	ns
t_{PD}	Chip Deselect to Power Down Time ⁽²⁾	—	35	—	45	—	55	ns
WRITE CYCLE								
t_{WC}	Write Cycle Time	35	—	45	—	55	—	ns
t_{CW}	Chip Select to End of Write	20	—	25	—	30	—	ns
t_{AW}	Address Valid to End of Write	30	—	40	—	50	—	ns
t_{AS}	Address Setup Time	0	—	0	—	0	—	ns
t_{WP}	Write Pulse Width	30	—	40	—	50	—	ns
t_{WR}	Write Recovery Time (CS, WE)	0	—	0	—	0	—	ns
t_{WHZ}	Write Enable to Output in High Z ⁽²⁾	—	15	—	20	—	25	ns
t_{DW}	Data to Write Time Overlap	15	—	20	—	25	—	ns
t_{DH}	Data Hold From Write Time	2	—	2	—	2	—	ns
t_{OW}	Output Active from End of Write ⁽²⁾	5	—	5	—	5	—	ns
MATCH								
t_{ADM}	Addresses to Match Valid	—	37	—	45	—	55	ns
t_{CSM}	Chip Select to Match Valid	—	20	—	25	—	30	ns
t_{CSMHI}	Chip Deselect to Match High	—	20	—	25	—	30	ns
t_{DAM}	Data Input to Match Valid	—	28	—	35	—	45	ns
t_{OEMHI}	\overline{OE} Low to Match High	—	25	—	35	—	45	ns
t_{OEM}	\overline{OE} High to Match Valid	—	25	—	35	—	45	ns
t_{WEMHI}	\overline{WE} Low to Match High	—	25	—	35	—	45	ns
t_{WEM}	\overline{WE} High to Match Valid	—	25	—	35	—	45	ns
t_{RSMHI}	\overline{RESET} Low to Match High	—	25	—	35	—	45	ns
t_{MHA}	Match Valid Hold From Address	5	—	5	—	5	—	ns
t_{MHD}	Match Valid Hold From Data	5	—	5	—	5	—	ns
RESET								
t_{RSPW}	\overline{RESET} Pulse Width ⁽³⁾	65	—	80	—	100	—	ns
t_{RSRC}	\overline{RESET} High to \overline{WE} Low	5	—	10	—	10	—	ns


NOTES:

1. 0°C to +70°C temperature range only.
2. This parameter guaranteed but not tested.
3. Recommended duty cycle 10% maximum.
4. -55°C to +125°C temperature range only.


TIMING WAVEFORM OF READ CYCLE NO. 1(1)



TIMING WAVEFORM OF READ CYCLE NO. 2(1,2,4)




TIMING WAVEFORM OF READ CYCLE NO. 3(1,3,4)




NOTES:

1. \overline{WE} is High for Read Cycle.
2. Device is continuously selected, $\overline{CS} = V_{IL}$.
3. Address valid prior to or coincident with \overline{CS} transition low.
4. $\overline{OE} = V_{IL}$.
5. Transition is measured $\pm 200mV$ from steady state. This parameter is sampled and not 100% tested.


TIMING WAVEFORM OF WRITE CYCLE NO. 1(1)




TIMING WAVEFORM OF WRITE CYCLE NO. 2(1,6)



RESET TIMING



MATCH TIMING



NOTES:

1. \overline{WE} must be high during all address transitions.
2. A write occurs during the overlap (t_{WP}) or a low \overline{CS} .
3. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the \overline{CS} low transition occurs simultaneously with the \overline{WE} low transitions or after the \overline{WE} transition, outputs remain in a high impedance state.
6. \overline{OE} is continuously low ($\overline{OE} = V_{IL}$).
7. D_{OUT} is the same phase of write data of this write cycle.
8. If \overline{CS} is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
9. Transition is measured $\pm 200\text{mV}$ from steady state. This parameter is sampled and not 100% tested.

CAPACITANCE ($T_A = +25^\circ\text{C}$, $f = 1.0\text{MHz}$)

SYMBOL	PARAMETER ⁽¹⁾	CONDITIONS	TYP.	UNIT
C_{IN}	Input Capacitance	$V_{IN} = 0V$	5	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0V$	7	pF

NOTE:

1. This parameter is sampled and not 100% tested.

TRUTH TABLE

\overline{WE}	\overline{CS}	\overline{OE}	\overline{RESET}	\overline{MATCH}	I/O	FUNCTION
X	X	X	L	H	—	Reset all bits to low
X	H	X	H	H	High Z	Deselect chip
H	L	H	H	L	D_{IN}	No Match
H	L	H	H	H	D_{IN}	Match
H	L	L	H	H	D_{OUT}	Read
L	L	X	H	H	D_{IN}	Write