FEATURES:

- Uses IDT's Fusion Memory technology
- 66 and 75 MHz speed grades
- 3-1-1-1 Pipelined Burst Read
- 3-1-1-1 Pipelined Burst Write
- 3-1-1-1-1-1-1-1... extended pipelined operation
- Refresh overhead consumes less than 0.5% of cycles
- Pinout is superset of industry standard PBSRAM
- Interchangeable with PBSRAM in new designs
- Compatible with MoSys MCache™ devices
- Low operating and standby power consumption
  1/3 the power of standard PBSRAM
- Packaged in a JEDEC Standard 100-pin rectangular plastic thin quad flatpack (TQFP)

DESCRIPTION:

The IDT71F432 MCache is a high-performance, low-power replacement for standard 32K x 32 pipelined burst SRAM (PBSRAM) in cache applications. The 71F432 is built using IDT's Fusion Memory technology, which combines the performance of SRAM with the cost structure of DRAM. It is fundamentally compatible with standard PBSRAM, with additional features to accommodate the internal DRAM operation of the memory. These additional features are defined so that 71F432 compatible system controllers and properly implemented PC boards can work transparently with either the 71F432 or PBSRAM in cache memory applications.

Six pins, identified as No Connect (NC) on the standard PBSRAM specifications, are used to support 71F432 operation. These pins are 5V supply (2), host bus W/R#, RESET# and two proprietary functions labeled F0 and F1. When using standard PBSRAM, these pins have no effect and the associated functions in the 71F432-compatible chipset are not activated.

The 71F432 supports PBSRAM operating modes, including burst read (3-1-1-1), burst write (3-1-1-1) and pipelined burst read or write (3-1-1-1-1-1...). As with all DRAM devices, refresh is required. The memory is not accessible during the refresh interval. Refresh occupies 0.5% of the clock cycles, resulting in a system performance reduction of less than 0.1%.

ABOUT IDT'S Fusion Memory TECHNOLOGY:

What is Fusion Memory?
- Fusion Memory is a new kind of memory technology that combines the high performance and ease-of-use of SRAM with the manufacturing costs of DRAM.

Why are Fusion Memory chips so much smaller than SRAM?
- Traditional SRAM uses four or six transistors to make each memory cell. Fusion Memory uses only one transistor for each memory cell, so the memory array itself is only about 1/4 the size of an SRAM.

Is Fusion Memory the same as Dynamic Memory?
- Not exactly. While both Fusion Memory and DRAMs use single-transistor dynamic cells for storage, Fusion Memories use much different designs for all the surrounding circuitry, such as address drivers, sense amps, and control circuitry. This gives Fusion Memory a performance level that is much higher than DRAM.

If Fusion Memory uses dynamic storage, are there refresh cycles?
- Yes, but the refresh control is handled automatically and nearly invisibly, using either on-chip circuitry or circuitry in the chip set used with the memory device. The performance penalty is typically less than 0.1%.

How does the performance of Fusion Memory cache RAMs compare with synchronous burst SRAMS?
- The Fusion Memory devices equal the performance of the SRAMs they are designed to replace.

Are Fusion Memory and PBSRAMs interchangeable?
- A system designed to use the Fusion Memory cache RAMs can use standard PBSRAMs instead.

What is the difference between MoSys MCache™ and IDT's Fusion Memory?
- MCache is MoSys' trademark for their cache memory devices. Fusion Memory is IDT's trademark for the underlying technology. IDT will use the technology in other products besides cache RAMs. The IDT71F432 and MoSys' MCache devices are interchangeable.

Fusion Memory™ Provides SRAM Performance at DRAM Cost

COMMERCIAL TEMPERATURE RANGE   **DECEMBER 1996**

256KB CACHE BLOCK DIAGRAM

PIN DESCRIPTION SUMMARY

| SYMBOL	DESCRIPTION	TYPE	PIN NUMBER
A14 – A0	Address Inputs	Input	48, 47, 46, 45, 44, 81, 82, 99, 100, 32, 33, 34, 35, 36, 37
CE#	Chip Enable	Input	98
CS0, CS1#	Chip Selects	Input	97, 92
OE#	Output Enable	Input	86
GW#	Global Write Enable	Input	88
BWE#	Byte Write Enable	Input	87
BW1#, BW2#, BW3#, BW4#	Individual Byte Write Selects	Input	93, 94, 95, 96
CLK	Clock	Input	89
ADV#	Burst Address Advance	Input	83
ADSC#	Address Status (Cache Controller)	Input	85
ADSP#	Address Status (Processor)	Input	84
I/O31-I/O0	Data Input/Output	I/O	29, 28, 25, 24, 23, 22, 19, 18, 13, 12, 9, 8, 7, 6, 3, 2, 79, 78, 75, 74, 73, 72, 69, 68, 63, 62, 59, 58, 57, 56, 53, 52
NC	Reserved for LBO# (burst order)	NC	31
NC	Reserved for ZZ (sleep)	NC	64
RESET#	Host Bus Reset Signal	Input	38
W/R#	Host Bus W/R#	Input	39
F0	Function 0	Special	43
F1	Function 1	Special	42
VDD5	5V Power	Pwr	16, 66
VDD	3.3V Power	Pwr	4, 11, 15, 20, 27, 41, 54, 61, 65, 70, 77, 91
VSS	Ground	Gnd	5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 77

3555 tbl 01

ABSOLUTE MAXIMUM RATINGS[1]

Symbol	Rating	Com'l.	Unit
V_{DD5}	V_{DD5} Voltage with Respect to V_{SS}	0 to 5.5	V
V_{DD}	V_{DD} Voltage with Respect to V_{SS}	0 to 3.6	V
V_{TERM}	Terminal Voltage with Respect to V_{SS}	−0.5 to V_{DD}+0.5	V
T_A	Operating Temperature	0 to +70	°C
T_{BIAS}	Temperature Under Bias	−55 to +125	°C
T_{STG}	Storage Temperature	−55 to +125	°C
P_T	Power Dissipation	1.0	W
I_{OUT}	DC Output Current	20	mA

NOTE:　　　　　　　　　　　　　　　　　　　　3555 tbl 02

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{DD5}	Supply Voltage	4.75[1]	5.0	5.25	V
V_{DD}	Supply Voltage	3.135	3.3	3.6[1]	V
V_{SS}	Supply Voltage	0	0	0	V
V_{IH}	Input High Voltage	2.0	—	V_{DD}+0.3[2,3]	V
V_{IL}	Input Low Voltage	−0.3[4]	—	0.8	V

NOTES:　　　　　　　　　　　　　　　　　　　3555 tbl 03

1. Power sequencing. V_{DD5} must be $\geq V_{DD}$ at all times, including during power up.
2. V_{IH} (max.) must be observed at all times, including during power up.
3. V_{IH} (max.) = V_{DD} + 1.0V for pulse width less than $t_{CYC}/2$, once per cycle.
4. V_{IL} (min.) = −1.0V for pulse width less than $t_{CYC}/2$, once per cycle.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (V_{DD} = 3.3V +10/-5%, V_{DD5} = 5V $\pm$ 5%)

Symbol	Parameter	Test Condition	Min.	Max.	Unit
$|I_{LI}|$	Input Leakage Current	V_{DD} = Max., V_{IN} = 0V to V_{DD}	—	5	μA
$|I_{LO}|$	Output Leakage Current	Outputs disabled, V_{OUT} = 0V to V_{DD}, V_{DD} = Max.	—	5	μA
V_{OL}	Output Low Voltage	I_{OL} = 5mA, V_{DD} = Min.	—	0.4	V
V_{OH}	Output High Voltage	I_{OH} = −5mA, V_{DD} = Min.	2.4	—	V

3555 tbl 04

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE[1, 2] (V_{DD} = 3.3V +10/-5%, V_{DD5} = 5V $\pm$ 5%)

Symbol	Parameter	Test Condition	Power	71F432S75		71F432S66 71F432L66		Unit
				5V Supply	3.3V Supply	5V Supply	3.3V Supply	
I_{DD}	Operating Supply Current	Device Selected, $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$, Outputs Open, V_{DD} = Max., V_{DD5} = Max., f = f_{MAX}[3]	S	55	18	45	15	mA
			L			35	10	
I_{SB}	Idle Supply Current	Device Selected, ADSP#, ADSC#, GW#, BW#s, ADV#$\geq V_{HD}$, All Other Inputs $\geq V_{HD}$, Outputs Open, V_{DD}, V_{DD5} = Max.,f = f_{MAX}[3]	S	30	2	25	1	mA
			L			15	0.5	
I_{SB1}	Clock Stopped Supply Current	$V_{IN} \geq V_{HD}$, Outputs Open, V_{DD} = Max., V_{DD5} = Max., f = 0[3]	S	5	0.1	5	0.1	mA
			L			2	0.1	

NOTES:　　　　　　　　　　　　　　　　　　　3555 tbl 05

1. All values are maximum guaranteed values.
2. V_{HD} = V_{DD} - 0.2V, V_{LD} = 0.2V
3. At f=f_{MAX},address inputs are cyclinng at maximum frequency of read cycles; f=0 means address input lines are changing.

AC ELECTRICAL CHARACTERISTICS

(V_{DD} = 3.3V +10/-5%, T_A = 0 to 70°C)

Symbol	Parameter	IDT71F432S75 Min.	IDT71F432S75 Max.	IDT71F432S66 IDT71F432L66 Min.	IDT71F432S66 IDT71F432L66 Max.	Unit
Clock Parameters						
t_F	Clock Frequency	—	75	—	66.7	ns
t_{CYC}	Clock Cycle Time	13.3	—	15	—	ns
t_{CH}[1]	Clock High Pulse Width	5	—	6	—	ns
t_{CL}[1]	Clock Low Pulse Width	5	—	6	—	ns
Output Parameters						
t_{CD}	Clock High to Valid Data	—	6	—	7	ns
t_{CDC}	Clock High to Data Change	2	—	2	—	ns
t_{CLZ}[2]	Clock High to Output Active	0	—	0	—	ns
t_{CHZ}[2]	Clock High to Data High-Z	2	15	2	15	ns
t_{OE}	Output Enable Access Time	—	6	—	7	ns
t_{OLZ}[2]	Output Enable Low to Data Active	0	—	0	—	ns
t_{OHZ}[2]	Output Enable High to Data High-Z	—	6	—	7	ns
Set Up and Hold Times						
t_{Sxx}	Input Setup Time	2.0	—	2.5	—	ns
t_{Hxx}	Input Hold Time	1.5	—	1.5	—	ns

NOTES:
3555 tbl 06
1. Measured as HIGH above 2.0V and LOW below 0.8V.
2. Transition is measured ±200mV from steady-state.

TIMING WAVEFORMS

PIN CONFIGURATION

Top pins (left to right): A6 (100), A7 (99), CE# (98), CS0 (97), BW4# (96), BW3# (95), BW2# (94), BW1# (93), CS1# (92), VDD (91), VSS (90), CLK (89), GW# (88), BWE# (87), OE# (86), ADSC# (85), ADSP# (84), ADV# (83), A8 (82), A9 (81)

Left pins (top to bottom):
Pin	#
NC	1
I/O16	2
I/O17	3
VDD	4
VSS	5
I/O18	6
I/O19	7
I/O20	8
I/O21	9
VSS	10
VDD	11
I/O22	12
I/O23	13
NC	14
VDD	15
VDD5	16
VSS	17
I/O24	18
I/O25	19
VDD	20
VSS	21
I/O26	22
I/O27	23
I/O28	24
I/O29	25
VSS	26
VDD	27
I/O30	28
I/O31	29
NC	30

Right pins (top to bottom):
#	Pin
80	NC
79	I/O15
78	I/O14
77	VDD
76	VSS
75	I/O13
74	I/O12
73	I/O11
72	I/O10
71	VSS
70	VDD
69	I/O9
68	I/O8
67	VSS
66	VDD5
65	VDD
64	NC
63	I/O7
62	I/O6
61	VDD
60	VSS
59	I/O5
58	I/O4
57	I/O3
56	I/O2
55	VSS
54	VDD
53	I/O1
52	I/O0
51	NC

Center label:
PK100-1

14mm x 20mm x 1.4mm body
1.6mm max total height
0.65mm pin pitch

Bottom pins (left to right): NC (31), A5 (32), A4 (33), A3 (34), A2 (35), A1 (36), A0 (37), RESET# (38), W/R# (39), VSS (40), VDD (41), F1 (42), F0 (43), A10 (44), A11 (45), A12 (46), A13 (47), A14 (48), NC (49), NC (50)

TOP VIEW
TQFP

ORDERING INFORMATION

IDT   71F432   X   XX   PF

- Device Type
- Power
- Speed
- Package

Speed in MHz:
75
66

Power:
S   Standard Power   (66 and 75 MHz)
L   Low Power   (66 MHz only)