

LOW POWER 2V CMOS SRAM 1 MEG (128K x 8-BIT)

ADVANCE INFORMATION IDT71T024

FEATURES:

• 128K x 8 Organization

• Wide Operating Voltage Range: 1.8V to 2.7V

Speed Grades: 150ns, 200ns
Low Operating Power: 11mA (max)
Low Standby Power: 5μA (max)

Low-Voltage Data Retention: 1.5V (min)
 Available in 22 pin 13 4mm v 8mm Type LTS

Available in 32-pin, 13.4mm x 8mm Type I TSOP package


DESCRIPTION:

The IDT71T024 is a 1,048,576-bit very low-power Static RAM organized as 128K x 8. It is fabricated using IDT's high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for low-power memory needs. It uses a 6-transistor memory cell.

Operation is from a single extended-range 2.5V supply. This extended supply range makes the device ideally suited for unregulated battery-powered applications. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.


The IDT71T024 is packaged in a JEDEC standard 32-pin TSOP Type I.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

PIN CONFIGURATIONS



TSOP TOP VIEW

TRUTH TABLE(1)

CS1	CS2	ŌĒ	WE	I/O ₀ -I/O ₇	Function
Н	Х	Х	Х	High-Z	Deselected - Standby
Х	L	Х	Х	High-Z	Deselected - Standby
L	Н	L	Н	DATAout	Read
L	Н	Х	L	DATAIN	Write
L	Н	Н	Н	High-Z	Outputs Disabled
NOTE:					3779 tbl 02

 $1.H = V_{IH}, L = V_{IL}, X = Don't care.$

3779 tbl 02

PIN DESCRIPTIONS

A0 – A16	Address Inputs	Input
CS1	Chip Select	Input
CS2	Chip Select	Input
WE	Write Enable	Input
ŌĒ	Output Enable	Input
I/O ₀ - I/O ₇	Data Input/Output	I/O
VDD	Power	Pwr
Vss	Ground	Gnd

3779 tbl 01

CAPACITANCE

 $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 1dV	6	pF
CI/O	I/O Capacitance	Vout = 1dV	7	pF
NOTE:	3779 tbl 06			

^{1.} This parameter is guaranteed by device characterization, but not production tested.

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l. and Ind'l.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to VSS	-0.5 to +3.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to VSS	-0.5 to VDD+0.5V	V
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	1.0	W
Іоит	DC Output Current	20	mA

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating

- conditions for extended periods may affect reliability.

 2. VDD terminals only.
- 3. Input, Output, and I/O terminals; 3.6V maximum.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	Vss	VDD
Commercial	0°C to +70°C	0V	1.8V to 2.7V
Industrial	-40°C to +85°C	0V	1.8V to 2.7V

3779 tbl 04

3779 tbl 05

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter Min. N		Max.	Unit
VDD	Supply Voltage	1.8	2.7	>
Vss	Ground	0	0	V
ViH	Input High Voltage	VDD x 0.7	$VDD + 0.3^{(1)}$	V
VIL	Input Low Voltage	-0.3 ⁽²⁾	VDD x 0.3	V

NOTE:

- 1. VIH (max.) = VDD + 1.5V for pulse width less than 5ns, once per cycle.
- 2. VIL (min.) = -1.5V for pulse width less than 5ns, once per cycle.

DC ELECTRICAL CHARACTERISTICS

VDD = 1.8V to 2.7V, Commercial and Industrial Temperature Ranges

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
ILI	Input Leakage Current	VDD = Max., VIN = Vss to VDD	_	1	μΑ
ILO	Output Leakage Current	$VDD = Max., \overline{CS} = VIH, VOUT = VSS to VDD$	_	1	μΑ
Voн	Output High Voltage	VDD = 1.8 to 2.7V IOH = -0.3mA	VDD - 0.2		V
		VDD = 2.3 to 2.7V IOH = -2mA	1.7	_	
Vol	Output Low Voltage	VDD = 1.8 to 2.7V $IOL = 0.3mA$	_	0.2	V
		VDD = 2.3 to 2.7V $IOL = 2mA$	_	0.4	

3779 tbl 07

DC ELECTRICAL CHARACTERISTICS^(1, 2)

VDD = 1.8 to 2.7V, VLC = 0.2V, VHC = VDD-0.2V, Commercial and Industrial Temperature Ranges

Symbol	Parameter	Test Conditions		Typ. ⁽⁵⁾	Max.	Unit
ICC2	Dynamic Operating Current	CS1 = VLC, CS2 = VHC, Outputs Open,	-70 ns	_	11	mA
		$VDD = 2.7V, f = fMAX^{(3)}$	-100 ns	_	9	
Icc	Static Operating Current	$\overline{\text{CS1}}$ = VLC, CS2 = VHC, Outputs Open, $\overline{\text{WE}}$ = VHC, VDD = 2.7V, f = 0 ⁽⁴⁾		_	4	mA
ISB1	Standby Supply Current	CS1 and CS2 = VHC, or CS2 = VLC,	-40 to 85°C	_	10	μА
		Outputs Open, VDD = 2.7V	0 to 70°C	_	5	
			40°C	_	2	
			25°C	_	1	

NOTES:

3778 tbl 08

- 1. All values are maximum guaranteed values.
- 2. Input low and high voltage levels are 0.2V and VDD-0.2V respectively for all tests.
- 3. $f_{MAX} = 1/t_{RC}$ (all address inputs are cycling at f_{MAX}).
- 4. f = 0 means no address input lines are changing.
- 5. Typical conditions are VDD = 2.0V and specified temperature.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(VLC = 0.2V, VHC = VDD - 0.2V)


Symbol	Parameter	Test Condition	Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	Vcc for Data Retention	_	1.5	_	_	V
ICCDR	Data Retention Current	1) CS1 ≥ VHC and CS2 ≥ VHC	_	<1	5	μΑ
tCDR ⁽³⁾	Chip Deselect to Data Retention Time	or 2) CS2 ≤ VLC	0		_	ns
tR ⁽³⁾	Operation Recovery Time		tRC ⁽²⁾	_	_	ns

NOTES:

3779 tbl 09

- 1. TA = +25°C.
- 2. tRC = Read Cycle Time.
- 3. This parameter is guaranteed by device characterization, but is not production tested.

LOW VDD DATA RETENTION WAVEFORM




AC TEST CONDITIONS

Input Pulse Levels	GND to VDD
Input Rise/Fall Times	3ns
Input Timing Reference Levels	VDD x 0.5
Output Reference Levels	VDD x 0.5
AC Test Load	See Figure 1

3779 tbl 10

AC TEST LOAD



*Including jig and scope capacitance.

Figure 1. AC Test Load

AC ELECTRICAL CHARACTERISTICS (VDD = 1.8 to 2.7 V, All Temperature Ranges)


		71T02	4L150	71T02	24L200	
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
Read Cycle	}	•	•	•	•	•
trc	Read Cycle Time	150	_	200	_	ns
tAA	Address Access Time	_	150	_	200	ns
tacs	Chip Select Access Time	_	150	_	200	ns
tcLZ ⁽¹⁾	Chip Select Low to Output in Low-Z	20	_	20	_	ns
tcHZ ⁽¹⁾	Chip Select High to Output in High-Z	_	30	_	40	ns
toE	Output Enable Low to Output Valid	_	75	_	100	ns
toLZ ⁽¹⁾	Output Enable Low to Output in Low-Z	20	_	20	_	ns
toHZ ⁽¹⁾	Output Enable High to Output in High-Z	_	30	_	40	ns
toh	Output Hold from Address Change	15	_	15	_	ns
Write Cycle						
twc	Write Cycle Time	150	_	200	_	ns
taw	Address Valid to End of Write	120	_	160	_	ns
tcw	Chip Select Low to End of Write	120	_	160	_	ns
tas	Address Set-up Time	0	_	0	_	ns
twr	Address Hold from End of Write	0	_	0	_	ns
twp	Write Pulse Width	100	_	140	_	ns
tDW	Data Valid to End of Write	60	_	80	_	ns
tDH	Data Hold Time	0	_	0	_	ns
tow ⁽¹⁾	Write Enable High to Output in Low-Z	5	_	5	_	ns
twHZ ⁽¹⁾	Write Enable Low to Output in High-Z	_	40	_	50	ns

NOTE:


3779 tbl 11

^{1.} This parameter is guaranteed by device characterization, but is not production tested.

TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾




TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)




NOTES:

- 1. WE is HIGH for Read Cycle.
- 2. Device is continuously selected; $\overline{\text{CS1}}$ is LOW and CS2 is HIGH.
- 3. Address must be valid prior to or coincident with the later of CS1 transition LOW and CS2 transition HIGH; otherwise tax is the limiting parameter.
- 4. $\overline{\sf OE}$ is LOW.
- 5. Transition is measured $\pm 200 \text{mV}$ from steady state.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ($\overline{\text{WE}}$ CONTROLLED TIMING) $^{(1, 2, 5)}$




TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS1 AND CS2 CONTROLLED TIMING)(1,2,5)



NOTES:

- 1. WE or CS1 must be HIGH, or CS2 must be LOW during all address transitions.
- 2. A write occurs during the overlap of a LOW CS1, HIGH CS2, and a LOW WE.
- 3. twn is measured from the earlier of either CS1 or WE going HIGH or CS2 going LOW to the end of the write cycle.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS1 LOW transition or CS2 HIGH transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 6. Transition is measured ±200mV from steady state.
- 7. \overline{OE} is continuously HIGH. If during a \overline{WE} controlled write cycle \overline{OE} is LOW, twp must be greater than or equal to twHz + tbw to allow the I/O drivers to turn off and data to be placed on the bus for the required tbw. If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.

ORDERING INFORMATION



3779 drw 11