

128K x 36 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect


IDT71V35761S/SA

#### **Features**

- 128K x 36 memory configurations
- Supports high system speed: Commercial:
  - 200MHz 3.1ns clock access time
     Commercial and Industrial:
  - 183MHz 3.3ns clock access time
  - 166MHz 3.5ns clock access time
- LBO input selects interleaved or linear burst mode
- 3.3V core power supply

- ◆ Self-timed write cycle with global write control (GW), byte write enable (BWE), and byte writes (BWx)
- Power down controlled by ZZ input
- 3.3V I/O
- Optional Boundary Scan JTAG Interface (IEEE 1149.1 compliant)
- Packaged in a JEDEC Standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball grid array
- Green parts available, see ordering information

## **Functional Block Diagram**



**NOVEMBER 2014** 

### **Description**

The IDT71V35761 are high-speed SRAMs organized as 128K x 36. The IDT71V35761 SRAMs contain write, data, address and control registers. Internal logic allows the SRAM to generate a self-timed write based upon a decision which can be left until the end of the write cycle.

The burst mode feature offers the highest level of performance to the system designer, as the IDT71V35761 can provide four cycles of data for a single address presented to the SRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will be pipelined

for one cycle before it is available on the next rising clock edge. If burst mode operation is selected  $(\overline{ADV}=LOW)$ , the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of these three addresses are defined by the internal burst counter and the  $\overline{LBO}$  input pin.

The IDT71V35761 SRAMs utilize a high-performance CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA) and 165 fine pitch ball grid array(fBGA).

### **Pin Description Summary**

A0-A17	Address Inputs	Input	Synchronous
CE	Chip Enable	Input	Synchronous
CS0, $\overline{CS}$ 1	Chip Selects	Input	Synchronous
ŌĒ	Output Enable	Input	Asynchronous
GW	Global Write Enable	Input	Synchronous
BWE	Byte Write Enable	Input	Synchronous
BW1, BW2, BW3, BW4 <sup>(1)</sup>	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ĀDV	Burst Address Advance	Input	Synchronous
ADSC	Address Status (Cache Controller)	Input	Synchronous
ADSP	Address Status (Processor)	Input	Synchronous
ĪBO	Linear / Interleaved Burst Order	Input	DC
TMS	Test Mode Select	Input	Synchronous
TDI	Test Data Input	Input	Synchronous
TCK	Test Clock	Input	N/A
TDO	Test Data Output	Output	Synchronous
TRST	JTAG Reset (Optional)	Input	Asynchronous
ZZ	Sleep Mode	Input	Asynchronous
I/O0-I/O31, I/OP1-I/OP4	Data Input / Output	I/O	Synchronous
VDD, VDDQ	Core Power, I/O Power	Supply	N/A
Vss	Ground	Supply	N/A

# Pin Definitions<sup>(1)</sup>

Symbol	Pin Function	1/0	Active	Description
A0-A17	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK and ADSC Low or ADSP Low and $\overline{\text{CE}}$ Low.
ADSC	Address Status (Cache Controller)	I	LOW	Synchronous Address Status from Cache Controller. ADSC is an active LOW input that is used to load the address registers with new addresses.
ADSP	Address Status (Processor)	I	LOW	Synchronous Address Status from Processor. $\overline{ADSP}$ is an active LOW input that is used to load the address registers with new addresses. $\overline{ADSP}$ is gated by $\overline{CE}$ .
ĀDV	Burst Address Advance	I	LOW	Synchronous Address Advance. $\overline{\text{ADV}}$ is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When the input is HIGH the burst counter is not incremented; that is, there is no address advance.
BWE	Byte Write Enable	ı	LOW	Synchronous byte write enable gates the byte write inputs $\overline{BW}_1$ - $\overline{BW}_4$ . If $\overline{BWE}$ is LOW at the rising edge of CLK then $\overline{BW}_2$ inputs are passed to the next stage in the circuit. If $\overline{BWE}$ is HIGH then the byte write inputs are blocked and only $\overline{GW}$ can initiate a write cycle.
BW1-BW4	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. $\overline{BW}_1$ controls I/O <sub>0-7</sub> , I/O <sub>P1</sub> , $\overline{BW}_2$ controls I/O <sub>8-15</sub> , I/O <sub>P2</sub> , etc. Any active byte write causes all outputs to be disabled.
CE	Chip Enable	I	LOW	Synchronous chip enable. $\overline{\text{CE}}$ is used with CSo and $\overline{\text{CS}}_1$ to enable the IDT71V35761. $\overline{\text{CE}}$ also gates $\overline{\text{ADSP}}$ .
CLK	Clock	I	N/A	This is the clock input. All timing references for the device are made with respect to this input.
CS <sub>0</sub>	Chip Select 0	I	HIGH	Synchronous active HIGH chip select. CSo is used with $\overline{\text{CE}}$ and $\overline{\text{CS}}_1$ to enable the chip.
CS <sub>1</sub>	Chip Select 1	I	LOW	Synchronous active LOW chip select. $\overline{\text{CS}}_1$ is used with $\overline{\text{CE}}$ and CS0 to enable the chip.
GW	Global Write Enable	ı	LOW	Synchronous global write enable. This input will write all four 9-bit data bytes when LOW on the rising edge of CLK. $\overline{\text{GW}}$ supersedes individual byte write enables.
I/O0-I/O31 I/OP1-I/OP4	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.
ĪВО	Linear Burst Order	I	LOW	Asynchronous burst order selection input. When $\overline{\text{LBO}}$ is HIGH, the interleaved burst sequence is selected. When $\overline{\text{LBO}}$ is LOW the Linear burst sequence is selected. $\overline{\text{LBO}}$ is a static input and must not change state while the device is operating.
ŌĒ	Output Enable	I	LOW	Asynchronous output enable. When $\overline{OE}$ is LOW the data output drivers are enabled on the I/O pins if the chip is also selected. When $\overline{OE}$ is HIGH the I/O pins are in a high-impedance state.
TMS	Test ModeSelect	I	N/A	Gives input command for TAP controller. Sampled on rising edge of TDK. This pin has an internal pullup.
TDI	Test Data Input	I	N/A	Serial input of registers placed between TDI and TDO. Sampled on rising edge of TCK. This pin has an internal pullup.
TCK	Test Clock	I	N/A	Clock input of TAP controller. Each TAP event is clocked. Test inputs are captured on rising edge of TCK, while test outputs are driven from the falling edge of TCK. This pin has an internal pullup.
TDO	Test DataOutput	0	N/A	Serial output of registers placed between TDI and TDO. This output is active depending on the state of the TAP controller.
TRST	JTAG Reset (Optional)	ı	LOW	Optional Asynchronous JTAG reset. Can be used to reset the TAP controller, but not required. JTAG reset occurs automatically at power up and also resets using TMS and TCK per IEEE 1149.1. If not used TRST can be left floating. This pin has an internal pullup. Only available in BGA package.
ZZ	Sleep Mode	I	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V35761 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode.This pin has an internal pull down.
VDD	Power Supply	N/A	N/A	3.3V core power supply.
VDDQ	Power Supply	N/A	N/A	3.3V I/O Supply.
Vss	Ground	N/A	N/A	Ground.
NC	No Connect	N/A	N/A	NC pins are not electrically connected to the device.

5301tbl 02

#### NOTE

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

### **Absolute Maximum Ratings**(1)

Symbol	Rating	Commercial & Industrial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	٧
VTERM <sup>(3,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to VDD	V
VTERM <sup>(4,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to V <sub>DD</sub> +0.5	٧
VTERM <sup>(5,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to VDDQ +0.5	V
TA <sup>(7)</sup>	Commercial Operating Temperature	-0 to +70	°C
	Industrial Operating Temperature	-40 to +85	ů
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтѕ	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	2.0	W
Іоит	DC Output Current	50	mA

5301 tbl 03

#### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VDD terminals only.
- 3. VDDQ terminals only.
- 4. Input terminals only.
- 5. I/O terminals only.
- This is a steady-state DC parameter that applies after the power supplies have ramped up. Power supply sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
- 7. TA is the "instant on" case temperature.

Recommended Operating
Temperature and Supply Voltage

Grade Temperature <sup>(1)</sup>		Vss	<b>V</b> DD	VDDQ	
Commercial	0°C to +70°C	0V	3.3V±5%	3.3V±5%	
Industrial	-40°C to +85°C	0V	3.3V±5%	3.3V±5%	

#### NOTES:

1. Ta is the "instant on" case temperature.

# Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Core Supply Voltage	3.135	3.3	3.465	٧
VDDQ	I/O Supply Voltage	3.135	3.3	3.465	٧
Vss	Supply Voltage	0	0	0	٧
Vн	Input High Voltage - Inputs	2.0	_	VDD +0.3	٧
Vн	Input High Voltage - I/O	2.0	_	VDDQ +0.3 <sup>(1)</sup>	٧
VIL	Input Low Voltage	-0.3 <sup>(2)</sup>	_	0.8	V

NOTES:

5301 tbl 06

5301 tbl 04

- 1. VIH (max) = VDDQ + 1.0V for pulse width less than tcyc/2, once per cycle.
- 2. VIL (min) = -1.0V for pulse width less than tcyc/2, once per cycle.

# 100 Pin TQFP Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz)$ 

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	5	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

5301 tbl 07

# **119 BGA Capacitance** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	7	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

5301 tbl 07a

# 165 fBGA Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz)$ 


Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	7	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

NOTE:

5301 tbl 07b

1. This parameter is guaranteed by device characterization, but not production tested.

## Pin Configuration - 128K x 36



### 100 TQFP Top View

- 1. Pin 14 can either be directly connected to VDD, or connected to an input voltage ≥ VIH, or left unconnected.
- 2. Pin 64 can be left unconnected and the device will always remain in active mode.

## Pin Configuration - 128K x 36, 119 BGA

_	1	2	3	4	5	6	7
Α	<b>O</b> VDDQ	O A6	<b>O</b> A4	O ADSP	<b>O</b> A8	<b>O</b> A16	O VDDQ
В	O NC	A6 O CS <sub>0</sub>	A4 O A3	ADSC	<b>O</b> A9	O CS1	O NC
С	$\circ$	O A7	A3 <b>O</b>	VDD O	<b>O</b> A12	<b>O</b> A15	NC O NC
1	NC O	A7 <b>O</b> I/OP3	A2 O	Ö	VSS	0	0
D	I/O16	0	VSS O	<u>O</u>	O	I/OP2 <b>O</b>	I/O15 <b>O</b>
E	I/O17	I/O18 <b>O</b>	VSS O	CE O	VSS O	I/O13 <b>O</b>	I/O14 <b>O</b>
F	VDDQ	I/O19	VSS O VSS O	Ģ O	VSS VSS VSS	I/O12	VDDQ <b>O</b>
G	I/O20 O	I/O21	BW₃	ADV	BW <sub>2</sub>	I/O12 O I/O11	I/O10
н	I/O22 O VDDQ	I/O18 O I/O19 O I/O21 O I/O23 O VDD	VSS	gw	Vss	1/09	VDDQ VD10 O I/O10 O I/O8 O VDDQ
J	VDDQ	VDD	NC	VDD	NC	I/O9 O VDD	VDDQ
ĸ	O 1/O24	<b>O</b> I/O26	Vss	CĽK	BW2 VSS O NC O VSS	O I/O6	1/07
L	O I/O25 O	/O27  /O27  /O28  /O28	BW3 VSS O NC VSS O USS O USS O USS O USS	\(\frac{1}{2}\) \(\frac{1}2\) \(\frac^	O BW1 O	O 1/04 O	O   I/O7   O   I/O5   O   VDDQ   O   I/O1
м	VDDQ	<b>O</b> I/O28	VSS O	O BWE	O VSS	<b>O</b> I/O3	O VDDQ
N	O I/O29	O I/O30	O Vss	0	VSS O VSS	I/O3 <b>O</b> I/O2	O I/O1
Р.	I/O29 O	I/O30 O I/OP4	VSS O	A1 O A0	Vss O Vss	I/O2 <b>O</b> I/O0	O I/OP1
1	0	O	VSS O	0	0	0	O NC
R	1/031 NC NC NC	A <sup>5</sup> O NC	LBO	VDD	VDD / NC <sup>(1</sup>	0	O ZZ <sup>(3)</sup>
Т	NC O	0	A10	A11 <b>O</b>	A14 <b>O</b>	NC <b>O</b>	ZZ <sup>(3)</sup>
U	VDDQ	NC/TMS <sup>(2)</sup>	NC/TDI(2)	NC/TCK <sup>(2)</sup>	NC/TDO(2)	NC/TRST(2,4)	VDDQ

5301 drw 04

## **Top View**

- 1. R5 can either be directly connected to VDD, or connected to an input voltage  $\geq$  VIH, or left unconnected.
- 2. These pins are NC for the "S" version or the JTAG signal listed for the "SA" version. Note: If NC, these pins can either be tied to Vss, VDD or left floating.
- 3. T7 can be left unconnected and the device will always remain in active mode.
- 4. TRST is offered as an optional JTAG Reset if required in the application. If not needed, can be left floating and will internally be pulled to VDD.

# Pin Configuration - 128K x 36, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
Α	NC <sup>(4)</sup>	<b>A</b> 7	<u>C</u> E₁	BW <sub>3</sub>	BW2	<del>CS</del> 1	BWE	ADSC	$\overline{ADV}$	A8	NC
В	NC	A6	CS <sub>0</sub>	BW4	BW <sub>1</sub>	CLK	GW	ŌĒ	ADSP	<b>A</b> 9	NC <sup>(4)</sup>
С	I/OP3	NC	VDDQ	Vss	Vss	Vss	Vss	Vss	VDDQ	NC	I/OP2
D	I/O17	I/O16	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O15	I/O14
Е	I/O19	I/O18	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O13	I/O12
F	I/O21	I/O20	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O11	I/O10
G	I/O23	I/O22	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O9	I/O8
Н	VDD <sup>(1)</sup>	NC	NC	VDD	Vss	Vss	Vss	VDD	NC	NC	ZZ <sup>(3)</sup>
J	I/O25	I/O24	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O7	I/O6
K	I/O27	I/O26	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O5	I/O4
L	I/O29	I/O28	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O3	I/O2
М	I/O31	I/O30	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O1	I/O0
N	I/OP4	NC	VDDQ	Vss	NC/TRST(2,5)	NC <sup>(4)</sup>	NC	Vss	VDDQ	NC	I/OP1
Р	NC	NC <sup>(4)</sup>	<b>A</b> 5	A2	NC/TDI <sup>(2)</sup>	<b>A</b> 1	NC/TDO <sup>(2)</sup>	A10	A13	A14	NC <sup>(4)</sup>
R	LBO	NC <sup>(4)</sup>	A4	Аз	NC/TMS <sup>(2)</sup>	A0	NC/TCK <sup>(2)</sup>	A11	A12	A15	A16

5301 tbl 17

- 1. H1 can either be directly connected to VDD, or connected to an input voltage  $\geq$  VIH, or left unconnected.
- 2. These pins are NC for the "S" version or the JTAG signal listed for the "SA" version. Note: If NC, these pins can either be tied to Vss, VDD or left floating.
- 3. H11 can be left unconnected and the device will always remain in active mode.
- 4. Pins P11, N6, B11, A1, R2 and P2 are reserved for 9M, 18M, 36M, 72M, 144M and 288M respectively.
- 5. TRST is offered as an optional JTAG Reset if required in the application. If not needed, can be left floating and will internally be pulled to VDD.

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V ± 5%)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Lu	Input Leakage Current	VDD = Max., VIN = 0V to VDD	Ī	5	μA
lLZZ	ZZ, LBO and JTAG Input Leakage Current <sup>(1)</sup>	VDD = Max., VIN = 0V to VDD	1	30	μA
lLO	Output Leakage Current	Vout = 0V to VdDQ, Device Deselected	ı	5	μA
Vol	Output Low Voltage	loL = +8mA, VDD = Min.	_	0.4	V
Voh	Output High Voltage	IOH = -8mA, VDD = Min.	2.4	_	V

#### NOTF:

5301 tbl 08

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1)</sup>

			200MHz	183MHz		166		
Symbol	Parameter	Test Conditions	Com'l	Com'l	Ind	Com'l	Ind	Unit
ldd	Operating Power Supply Current	Device Selected, Outputs Open, $VDD = Max.$ , $VDDQ = Max.$ , $VN \ge VH \text{ or } \le VIL$ , $f = fMaX^{(2)}$	360	340	350	320	330	mA
lsb1	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, V <sub>DD</sub> = Max., V <sub>DDQ</sub> = Max., V <sub>N</sub> $\geq$ V <sub>HD</sub> or $\leq$ V <sub>LD</sub> , f = 0 <sup>(2,3)</sup>	30	30	35	30	35	mA
ISB2	Clock Running Power Supply Current	Device Deselected, Outputs Open, V <sub>DD</sub> = Max., V <sub>DDQ</sub> = Max., V <sub>N</sub> $\geq$ V <sub>HD</sub> or $\leq$ V <sub>LD</sub> , f = f <sub>MAX</sub> (2.3)	130	120	130	110	120	mA
lzz	Full Sleep Mode Supply Current	ZZ ≥ VHD, VDD = Max.	30	30	35	30	35	mA

**AC Test Load** 

5301 tbl 09

#### NOTES:

- 1. All values are maximum guaranteed values.
- 2. At f = fmax, inputs are cycling at the maximum frequency of read cycles of 1/tcyc while ADSC = LOW; f=0 means no input lines are changing.
- 3. For I/Os VHD = VDDQ 0.2V, VLD = 0.2V. For other inputs VHD = VDD 0.2V, VLD = 0.2V.

# AC Test Conditions (VDD0 = 3.3V)

(TDDQ - OIOT)	
Input Pulse Levels	0 to 3V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
AC Test Load	See Figure 1




Figure 2. Lumped Capacitive Load, Typical Derating

<sup>1.</sup> The LBO, TMS, TDI, TCK & TRST pins will be internally pulled to Vpp and the ZZ pin will be internally pulled to Vss if they are not actively driven in the application.

# Synchronous Truth Table (1,3)

Operation	Address Used	CE	CS <sub>0</sub>	ŪS₁	ADSP	ADSC	ĀDV	Ğ₩	BWE	B₩x	OE (2)	CLK	I/O
Deselected Cycle, Power Down	None	Н	Χ	Х	Х	L	Χ	Χ	Х	Х	Х	-	HI-Z
Deselected Cycle, Power Down	None	L	Χ	Н	L	Х	Х	Х	Х	Х	Х	-	HI-Z
Deselected Cycle, Power Down	None	L	L	Х	L	Х	Х	Х	Х	Х	Х	-	HI-Z
Deselected Cycle, Power Down	None	L	Χ	Н	Х	L	Χ	Χ	Х	Х	Х	-	HI-Z
Deselected Cycle, Power Down	None	L	L	Х	Х	L	Х	Х	Х	Х	Х	-	HI-Z
Read Cycle, Begin Burst	External	L	Н	L	L	Х	Х	Х	Х	Х	L	-	Dout
Read Cycle, Begin Burst	External	L	Н	L	L	Х	Х	Х	Х	Х	Н	-	HI-Z
Read Cycle, Begin Burst	External	L	Н	L	Н	L	Χ	Н	Н	Х	L	-	Dout
Read Cycle, Begin Burst	External	L	Н	L	Н	L	Х	Н	L	Н	L	-	Dout
Read Cycle, Begin Burst	External	L	Н	L	Н	L	Х	Н	L	Н	Н	-	HI-Z
Write Cycle, Begin Burst	External	L	Н	L	Н	L	Х	Н	L	L	Х	-	Din
Write Cycle, Begin Burst	External	L	Н	L	Н	L	Х	L	Х	Х	Х	-	Din
Read Cycle, Continue Burst	Next	Χ	Χ	Х	Н	Н	L	Н	Н	Х	L	-	Dout
Read Cycle, Continue Burst	Next	Χ	Х	Х	Н	Н	L	Н	Н	Х	Н	-	HI-Z
Read Cycle, Continue Burst	Next	Χ	Х	Х	Н	Н	L	Н	Х	Н	L	-	Dout
Read Cycle, Continue Burst	Next	Χ	Х	Х	Н	Н	L	Н	Х	Н	Н	-	HI-Z
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Н	Х	L	-	Dout
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Н	Х	Н	-	HI-Z
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Х	Н	L	-	Dout
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Х	Н	Н	-	HI-Z
Write Cycle, Continue Burst	Next	Χ	Х	Х	Н	Н	L	Н	L	L	Х	-	Din
Write Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	L	Х	Х	Х	-	Din
Write Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	L	L	Х	-	Din
Write Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	L	Х	Х	Х	-	Din
Read Cycle, Suspend Burst	Current	Χ	Х	Х	Н	Н	Н	Н	Н	Х	L	-	Dout
Read Cycle, Suspend Burst	Current	Χ	Х	Х	Н	Н	Н	Н	Н	Х	Н	-	HI-Z
Read Cycle, Suspend Burst	Current	Χ	Х	Х	Н	Н	Н	Н	Х	Н	L	-	Dout
Read Cycle, Suspend Burst	Current	Χ	Х	Х	Н	Н	Н	Н	Х	Н	Н	-	HI-Z
Read Cycle, Suspend Burst	Current	Н	Χ	Х	Х	Н	Н	Н	Н	Х	L	-	Dout
Read Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Н	Х	Н	-	HI-Z
Read Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Х	Н	L	-	Dout
Read Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Х	Н	Н	-	HI-Z
Write Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	L	L	Х	-	Dιν
Write Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	L	Х	Х	Х	-	Din
Write Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	L	L	Х	-	Dιν
Write Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	L	Х	Х	Х	-	Din

#### NOTES:

- 1.  $L = V_{IL}$ ,  $H = V_{IH}$ , X = Don't Care.
- 2.  $\overline{\text{OE}}$  is an asynchronous input.
- 3. ZZ = low for this table.

# Synchronous Write Function Truth Table<sup>(1)</sup>

Operation	Ū₩	BWE	BW <sub>1</sub>	BW <sub>2</sub>	<b>BW</b> ₃	BW <sub>4</sub>
Read	Н	Н	Х	Х	X	Х
Read	Н	L	Н	Н	Н	Н
Write all Bytes	L	X	X	Х	X	X
Write all Bytes	Н	L	L	L	L	L
Write Byte 1 <sup>(3)</sup>	Н	L	L	Н	Н	Н
Write Byte 2 <sup>(3)</sup>	Н	L	Н	L	Н	Н
Write Byte 3 <sup>(3)</sup>	Н	Ĺ	Н	Н	Ĺ	Н
Write Byte 4 <sup>(3)</sup>	Н	Ĺ	Н	Н	Н	L

NOTES:

5301 tbl 12

- 1. L = VIL, H = VIH, X = Don't Care.
- 3. Multiple bytes may be selected during the same cycle.

## Asynchronous Truth Table<sup>(1)</sup>

Operation <sup>(2)</sup>	ŌĒ	ZZ	I/O Status	Power
Read	L	L	Data Out	Active
Read	Н	L	High-Z	Active
Write	Х	L	High-Z – Data In	Active
Deselected	Х	L	High-Z	Standby
Sleep Mode	Х	Н	High-Z	Sleep

NOTES: 5301 tbl 13

- 1.  $L = V_{IL}$ ,  $H = V_{IH}$ , X = Don't Care.
- 2. Synchronous function pins must be biased appropriately to satisfy operation requirements.

# Interleaved Burst Sequence Table (LBO=VDD)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	Α0	A1	Α0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	1	0	0	1	0	0

NOTE:

5301 tbl 14

## Linear Burst Sequence Table (LBO=Vss)

	Sequ	Sequence 1		Sequence 2		Sequence 3		ence 4
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	0	0	0	1	1	0

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

<sup>1.</sup> Upon completion of the Burst sequence the counter wraps around to its initial state.

#### **AC Electrical Characteristics**


#### (VDD = 3.3V ±5%, Commercial and Industrial Temperature Ranges)

			/IHz <sup>(5)</sup>	183MHz		166MHz		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
			_					
tcyc	Clock Cycle Time	5	_	5.5	_	6	_	ns
tсн <sup>(1)</sup>	Clock High Pulse Width	2	_	2.2	_	2.4	_	ns
tcL <sup>(1)</sup>	Clock Low Pulse Width	2	_	2.2	_	2.4	_	ns
Output Param	neters	•			•	•		
tcp	Clock High to Valid Data	_	3.1	_	3.3	_	3.5	ns
tcpc	Clock High to Data Change	1.0	_	1.0	_	1.0	_	ns
ta.z <sup>(2)</sup>	Clock High to Output Active	0	_	0	_	0	_	ns
tcHZ <sup>(2)</sup>	Clock High to Data High-Z	1.5	3.1	1.5	3.3	1.5	3.5	ns
toe	Output Enable Access Time	_	3.1	_	3.3	_	3.5	ns
toLZ <sup>(2)</sup>	Output Enable Low to Output Active	0	_	0	_	0	_	ns
tонz <sup>(2)</sup>	Output Enable High to Output High-Z	_	3.1	_	3.3	_	3.5	ns
Set Up Times		I						
tsa	Address Setup Time	1.2	_	1.5	_	1.5	_	ns
tss	Address Status Setup Time	1.2	_	1.5	_	1.5	_	ns
tsp	Data In Setup Time	1.2	_	1.5	_	1.5	_	ns
tsw	Write Setup Time	1.2	_	1.5	_	1.5	_	ns
tsav	Address Advance Setup Time	1.2	_	1.5	_	1.5	_	ns
tsc	Chip Enable/Select Setup Time	1.2	_	1.5	_	1.5	_	ns
Hold Times								
tha	Address Hold Time	0.4	_	0.5	_	0.5	_	ns
ths	Address Status Hold Time	0.4	_	0.5	_	0.5	_	ns
tho	Data In Hold Time	0.4	_	0.5	_	0.5	_	ns
thw	Write Hold Time	0.4	_	0.5	_	0.5	_	ns
thav	Address Advance Hold Time	0.4	_	0.5	_	0.5	_	ns
thc Chip Enable/Select Hold Time		0.4	_	0.5	_	0.5	_	ns
Sleep Mode a	nd Configuration Parameters							
tzzpw	ZZ Pulse Width	100	_	100	_	100	_	ns
tzzr <sup>(3)</sup>	ZZ Recovery Time	100	_	100	_	100	_	ns
tcfg <sup>(4)</sup>	Configuration Set-up Time	20	_	22	_	24	_	ns

#### NOTES:

- 1. Measured as HIGH above VIH and LOW below VIL.
- 2. Transition is measured ±200mV from steady-state.
- $\begin{tabular}{lll} {\bf 3.} & {\bf Device} & {\bf must} & {\bf be} & {\bf deselected} & {\bf when} & {\bf powered-up} & {\bf from} & {\bf sleep} & {\bf mode}. \\ \end{tabular}$
- 4. tcFG is the minimum time required to configure the device based on the  $\overline{LBO}$  input.  $\overline{LBO}$  is a static input and must not change during normal operation.
- 5. Commercial temperature range only.

# Timing Waveform of Pipelined Read Cycle<sup>(1,2)</sup>




- 1. O1(Ax) represents the first output from the external address Ax. O1 (Ay) represents the first output from the external address Ay, O2 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.

  2. ZZ input is LOW and LBO is Don't Care for this cycle.

  3. CS0 timing transitions are identical but inverted to the  $\overline{CE}$  and  $\overline{CS}$ 1 signals. For example, when  $\overline{CE}$  and  $\overline{CS}$ 1 are LOW on this waveform, CS0 is HIGH.

# Timing Waveform of Combined Pipelined Read and Write Cycles (1,2,3)




1. Device is selected through entire cycle;  $\overline{CE}$  and  $\overline{CS}$ 1 are LOW, CS0 is HIGH.

2. ZZ input is LOW and LBO is Don't Care for this cycle.


3. O1 (Ax) represents the first output from the external address Ax. I1 (Ay) represents the first output from the external address Az. O2 (Az) represents the next output data in the burst sequence of the base address Az, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.

# Timing Waveform of Write Cycle No. 1 - GW Controlled (1,2,3)




- 1. ZZ input is LOW, <u>BWE</u> is HIGH and <u>LBO</u> is Don't Care for this cycle.
  2. O4 (Aw) represents the final output datain the burst sequence of the base address Aw. 11 (Ax) represents the first input from the external address Ax. 11 (Ay) represents the first input from the external address Ay, I2 (Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input. In the case of input I2 (Ay) this data is valid for two cycles because ADV is high and has suspended the burst. CSO timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH.

# Timing Waveform of Write Cycle No. 2 - Byte Controlled (1,2,3)



- GW is HIGH and LBO is Don't Care for this cycle. 1. ZZ input is LOW,
- O4 (Aw) represents the final output data in the burst sequence of the base address Aw. 11 (Ax) represents the first input from the external address Ax. 11 (Ay) represents the first input from the external address Ay; I2 (Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input. In the case of input I2 (Ay) this data is valid for two cycles because ADV is high and has suspended the burst. CSO input. In the case of input I2 (Ay) this data is valid for two cycles because ADV is high and has suspended the burst. CSO is HIGH.


# Timing Waveform of Sleep (ZZ) and Power-Down Modes<sup>(1,2,3)</sup>



Device must power up in deselected Mode

LBO is Don't Care for this cycle.
It is not necessary to retain the state of the input registers throughout the Power-down cycle.
CSo timing transitions are identical but inverted to the OE and OS1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH.

# **Non-Burst Read Cycle Timing Waveform**




#### NOTES:

5301 drw 14

5301 drw 15


- 1. ZZ input is LOW,  $\overline{ADV}$  is HIGH and  $\overline{LBO}$  is Don't Care for this cycle.
- 2. (Ax) represents the data for address Ax, etc.
- 3. For read cycles, ADSP and ADSC function identically and are therefore interchangable.

# **Non-Burst Write Cycle Timing Waveform**



- 1. ZZ input is LOW,  $\overline{ADV}$  and  $\overline{OE}$  are HIGH, and  $\overline{LBO}$  is Don't Care for this cycle.
- 2. (Ax) represents the data for address Ax, etc.
- 3. Although only  $\overline{\text{GW}}$  writes are shown, the functionality of  $\overline{\text{BWE}}$  and  $\overline{\text{BWx}}$  together is the same as  $\overline{\text{GW}}$ .
- 4. For write cycles, ADSP and ADSC have different limitations.

## JTAG Interface Specification (SA Version only)



#### NOTES:

- 1. Device inputs = All device inputs except TDI, TMS and  $\overline{\text{TRST}}$ .
- 2. Device outputs = All device outputs except TDO.
- 3. During power up, TRST could be driven low or not be used since the JTAG circuit resets automatically. TRST is an optional JTAG reset.

# JTAG AC Electrical Characteristics<sup>(1,2,3,4)</sup>

Symbol	Parameter	Min.	Max.	Units
tucyc	JTAG Clock Input Period	100	_	ns
tлсн	JTAG Clock HIGH	40		ns
tucL	JTAG Clock Low	40		ns
tJR	JTAG Clock Rise Time		5 <sup>(1)</sup>	ns
tuF	JTAG Clock Fall Time		5 <sup>(1)</sup>	ns
turst	JTAG Reset	50		ns
tursr	JTAG Reset Recovery	50	_	ns
tuco	JTAG Data Output		20	ns
tudo	JTAG Data Output Hold	0		ns
tus	JTAG Setup	25	_	ns
tлн	JTAG Hold	25	_	ns

#### 15301 tbl 01

## **Scan Register Sizes**

Register Name	Bit Size
Instruction (IR)	4
Bypass (BYR)	1
JTAG Identification (JIDR)	32
Boundary Scan (BSR)	Note (1)

15301 tbl 03

#### NOTE:

 The Boundary Scan Descriptive Language (BSDL) file for this device is available by contacting your local IDT sales representative.

- 1. Guaranteed by design.
- 2. AC Test Load (Fig. 1) on external output signals.
- 3. Refer to AC Test Conditions stated earlier in this document.
- 4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

**JTAG Identification Register Definitions (SA Version only)** 

Instruction Field	Value	Description
Revision Number (31:28)	0x2	Reserved for version number.
IDT Device ID (27:12)	0x23C, 0x23E	Defines IDT part number 71V35761SA.
IDT JEDEC ID (11:1)	0x33	Allows unique identification of device vendor as IDT.
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register.

15301 tbl 02


#### **Available JTAG Instructions**

Instruction	Description	OPCODE
EXTEST	Forces contents of the boundary scan cells onto the device outputs <sup>(1)</sup> . Places the boundary scan register (BSR) between TDI and TDO.	0000
SAMPLE/PRELOAD	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs <sup>(2)</sup> and outputs <sup>(1)</sup> to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.	0001
DEVICE_ID	Loads the JTAG ID register (JIDR) with the vendor ID code and places the register between TDI and TDO.	0010
HIGHZ	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state.	0011
RESERVED		0100
RESERVED	Several combinations are reserved. Do not use codes other than those	0101
RESERVED	identified for EXTEST, SAMPLE/PRELOAD, DEVICE_ID, HIGHZ, CLAMP, VALIDATE and BYPASS instructions.	0110
RESERVED		0111
CLAMP	Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO.	1000
RESERVED		1001
RESERVED		1010
RESERVED	Same as above.	1011
RESERVED		1100
VALIDATE	Automatically loaded into the instruction register whenever the TAP controller passes through the CAPTURE-IR state. The lower two bits '01' are mandated by the IEEE std. 1149.1 specification.	1101
RESERVED	Same as above.	1110
BYPASS	The BYPASS instruction is used to truncate the boundary scan register as a single bit in length.	1111

15301 tbl 04

- 1. Device outputs = All device outputs except TDO.
- 2. Device inputs = All device inputs except TDI, TMS, and  $\overline{\text{TRST}}$ .

### **Ordering Information**



<sup>\*</sup>Commercial temperature range only
\*\* JTAG (SA version) is not available with 100 pin TQFP package.

5301 drw 13

### **Package Information**

100-Pin Thin Quad Plastic Flatpack (TQFP) 119 Ball Grid Array (BGA) 165 Fine Pitch Ball Grid Array (fBGA) Information available on the IDT website

## **Datasheet Document History**

12/31/99		Created new datasheet from 71v3576 and 71v3578 datasheet.
	Pg. 1, 4, 8, 11, 19	Added industrial temperature range offering from 166MHz and 183MHz
04/04/00	Pg. 18	Added 100 pin TQFP package Diagram Outline
	Pg. 4	Add BGA capacitance table; Add industrial temperature to table; Insert note to Absolute
	•	Max Rating and Recommended Operating Temperature tables
06/01/00		Add new package diagram outline, 13 x 15mm 165fBGA
	Pg. 20	Correct BG119 Package Diagram Outline
07/15/00	Pg. 7	Add note reference to BG119 pinout
	Pg. 8	Add DNU reference note to BQ165 pinout
	Pg. 20	Update BG119 Package Diagram Outline Dimensions
10/25/00		Remove Preliminary status
	Pg. 8	Add reference note to N5 on the BQ165 pinout, reserved for JTAG TRST
04/22/03	Pg.4	Updated 165 BGA table information from TBD to 7
06/30/03	Pg. 1,2,3,5-9	Updated datasheet with JTAG information
	Pg. 5-8	Removed note for NC pins (38,39(PF package); L4, U4 (BG package) H2, N7 (BQ package))
		requiring NC or connection to Vss.
	Pg. 19,20	Added two pages of JTAG Specification, AC Electrical, Definitions and Instructions
	Pg. 21-23	Removed old package information from the datasheet
	Pg. 24	Updated ordering information with JTAG and Y stepping information. Added information
		regarding packages available IDT website.
03/02/09	Pg. 21	Removed "IDT" from orderable part number
06/01/10	Pg. 1-21	Added "Restricted hazardous substance device" to the ordering information.
		Removed IDT71V35781S/SA from datasheet.
08/01/14	Pg. 1-3	Moved the FBD, the pin description and pin definition tables to pages 1 - 3 respectively to
		align the datasheet reading flow to that of our other established datasheets
	Pg. 20	In the Ordering Information, Tape & Reel added & RoHS designation changed to Green
11/06/14	Pg. 1	Removed "Y" stepping from the datasheet part number. Changed DS Device to
		IDT71V35761S/SA
	Pg. 1	In Features: Added text: "Green parts available, see ordering information"
	Pg. 2	In Description: Clarified text in last paragraph
	Pg. 3	Removed device 71V35781 in the Pin Definitions Table
	Pg. 21	Removed stepping from Ordering Information
	Pg. 22	Updated sramhelp contact information

#### **Notice**

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/