

3.3V CMOS Static RAM 4 Meg (256K x 16-Bit)

Features

- 256K x 16 advanced high-speed CMOS Static RAM
- JEDEC Center Power / GND pinout for reduced noise.
- Equal access and cycle times

 Commercial and Industrial: 10/12/15ns
- One Chip Select plus one Output Enable pin
- Bidirectional data inputs and outputs directly LVTTL-compatible
- Low power consumption via chip deselect
- WWW.Dat Upper and Lower Byte Enable Pins
 - Single 3.3V power supply
 - Available in 44-pin, 400 mil plastic SOJ package and a 44pin, 400 mil TSOP Type II package and a 48 ball grid array, 9mm x 9mm package.


Functional Block Diagram

Description


The IDT71V416 is a 4,194,304-bit high-speed Static RAM organized as 256K x 16. It is fabricated using IDT's high-perfomance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

The IDT71V416 has an output enable pin which operates as fast as 5ns, with address access times as fast as 10ns. All bidirectional inputs and outputs of the IDT71V416 are LVTTL-compatible and operation is from a single 3.3V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.

The IDT71V416 is packaged in a 44-pin, 400 mil Plastic SOJ and a 44-pin, 400 mil TSOP Type II package and a 48 ball grid array, 9mm x 9mm package.







6442 drw 02 *Pin 28 can either be a NC or connected to Vss

Top View

Pin Descriptions

A0 - A17	Address Inputs Input	
<u>Cs</u>	Chip Select Ir	
WE	Write Enable	Input
ŌĒ	Output Enable	Input
BHE	High Byte Enable	Input
BLE	Low Byte Enable	Input
I/O 0 - I/O 15	Data Input/Output	VO
Vdd	3.3V Power	Pwr
Vss	Ground	Gnd

6442 tbl 01

Pin Configurations - 48 BGA

Commercial and Industrial Temperature Ranges

	1	2	3	4	5	6
A	BLE	ŌĒ	Ao	A 1	A2	NC
В	I/Oo	BHE	Аз	A 4	CS	I/O8
С	I/O1	I/O2	A 5	A6	I/O 10	I/O9
D	Vss	I/O3	A 17	A7	VO 11	Vdd
E	Vdd	I/O4	NC	A 16	I/O 12	Vss
F	I/O6	I/O5	A14	A 15	I/O 13	I/O14
G	I/O 7	NC	A12	A 13	WE	I/O 15
Н	NC	A8	A 9	A 10	A11	NC

6442 tbl 11

SOJ Capacitance

$(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter ⁽¹⁾	Conditions	Мах.	Unit
Cin	Input Capacitance	VIN = 3dV	7	pF
Cvo	I/O Capacitance	Vout = 3dV	8	pF

6442 tbl 02

48 BGA Capacitance

(TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Мах.	Unit
Cin	Input Capacitance	VIN = 3dV	6	рF
Cvo	I/O Capacitance	Vout = 3dV	7	pF
NOTE:			6	442 tbl 02b

NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.

www.DataSheet4U.com

IDT71V416YS, IDT71V416YL 3.3V CMOS Static RAM 4 Meg (256K x 16-Bit)

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Value	Unit
Vdd	Supply Voltage Relative to Vss	-0.5 to +4.6	V
Vin, Vout	Terminal Voltage Relative to Vss	-0.5 to VDD+0.5	V
Tbias	Temperature Under Bias	-55 to +125	٥C
Tstg	Storage Temperature	-55 to +125	٥C
Рт	Power Dissipation	1	W
Ιουτ	DC Output Current	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may www.Datcause.permanent damage to the device. This is a stress rating only and functional

operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operating Temperature and Supply Voltage

VÜ	ιay	e	

Grade	Temperature	Vss	Vdd
Commercial	0°C to +70°C	0V	See Below
Industrial	-40° C to $+85^{\circ}$ C	0V	See Below

6442 tbl 05

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vdd	Supply Voltage	3.0	3.3	3.6	V
Vss	Ground	0	0	0	V
V⊪	Input High Voltage	2.0		VDD+0.3 ⁽¹⁾	V
Vil	Input Low Voltage	-0.3(2)	_	0.8	V

NOTES:

6442 tbl 04

6442 tbl 06

1. VIH (max.) = VDD+2V for pulse width less than 5ns, once per cycle.

2. VIL (min.) = -2V for pulse width less than 5ns, once per cycle.

Truth Table⁽¹⁾

<u>cs</u>	ŌĒ	WE	BLE	BHE	I/O0-I/O7	I/O8-I/O15	Function
Η	Х	Х	Х	Х	High-Z	High-Z	Deselected - Standby
L	L	Н	L	Н	DATAOUT	High-Z	Low Byte Read
L	L	Н	Н	L	High-Z	DATAOUT	High Byte Read
L	L	Н	L	L	DATAOUT	DATAOUT	Word Read
L	х	L	L	L	DATAIN	DATAIN	Word Write
L	Х	L	L	Н	DATAIN	High-Z	Low Byte Write
L	х	L	Н	L	High-Z	DATAIN	High Byte Write
L	Н	Н	Х	Х	High-Z	High-Z	Outputs Disabled
L	Х	Х	Н	Н	High-Z	High-Z	Outputs Disabled

NOTE:

1. $H = V_{IH}, L = V_{IL}, X = Don't$ care.

DC Electrical Characteristics

(VDD = Min. to Max., Commercial and Industrial Temperature Ranges)

		ID		IDT71V416	
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Lu	Input Leakage Current	Vcc = Max., VIN = Vss to VDD		5	μA
llo	Output Leakage Current	$V_{DD} = Max., \overline{CS} = V_{H}, V_{OUT} = V_{SS} to V_{DD}$	_	5	μA
Vol	Output Low Voltage	IOL = 8mA, $VDD = Min$.		0.4	V
Vон	Output High Voltage	IOH = -4mA, $VDD = Min$.	2.4	_	V

6442 tbl 07

6442 tbl 08

DC Electrical Characteristics^(1, 2, 3) (VDD = Min. to Max., VLC = 0.2V, VHC = VDD - 0.2V)

/.D	ataSheet4U.c	41. com		com		71V41	6S/L10	71V41	6S/L12	71V41	6S/L15	
	Symbol	Parameter		Com'l.	Ind. ⁽⁵⁾	Com'l.	Ind.	Com'l.	Ind.	Unit		
	lcc	$\frac{Dynamic \ Operating \ Current}{CS \le VLC, \ Outputs \ Open, \ VDD = Max., \ f = f_{MAX}^{(4)}$		200	200	180	180	170	170	mA		
				180	I	170	170	160	160			
	lsв	Dynamic Standby Power Supply Current		70	70	60	60	50	50	mA		
		$\overline{CS} \ge V_{HC}$, Outputs Open, VDD = Max., f = fmax ⁽⁴⁾	L	50	_	45	45	40	40			
	ISB1	Full Standby Power Supply Current (static)	S	20	20	20	20	20	20	mA		
	CS	$\overline{CS} \ge VHC$, Outputs Open, VDD = Max., f = 0 ⁽⁴⁾	L	10	_	10	10	10	10			

NOTES:

www

1. All values are maximum guaranteed values. 2. All inputs switch between 0.2V (Low) and VDD -0.2V (High).

3. Power specifications are preliminary.

4. fMAX = 1/trc (all address inputs are cycling at fMAX); f = 0 means no address input lines are changing.

5. Standard power 10ns (S10) speed grade only.




Figure 1. AC Test Load





Figure 3. Output Capacitive Derating



*Including jig and scope capacitance.

Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, and twhz)

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	1.5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	Figures 1,2 and 3

6442 tbl 09

4

AC Electrical Characteristics

(VDD = Min. to Max., Commercial and Industrial Temperature Ranges)


Symbol	Parameter	71V416	71V416S/L10 ⁽²⁾		71V416S/L12		71V416S/L15	
		Min.	Max.	Min.	Мах.	Min.	Max.	Unit
READ CYCLE								
tRC	Read Cycle Time	10		12		15		ns
tAA	Address Access Time	—	10		12		15	ns
tacs	Chip Select Access Time	—	10		12		15	ns
tcLz ⁽¹⁾	Chip Select Low to Output in Low-Z	4	—	4		4		ns
tснz ⁽¹⁾	Chip Select High to Output in High-Z	—	5		6		7	ns
toe	Output Enable Low to Output Valid	—	5		6		7	ns
tolz ⁶ heet4U	Output Enable Low to Output in Low-Z	0	—	0	—	0	—	ns
tонz ⁽¹⁾	Output Enable High to Output in High-Z	—	5		6		7	ns
toн	Output Hold from Address Change	4	—	4	—	4	—	ns
t BE	Byte Enable Low to Output Valid	—	5		6		7	ns
tBLZ ⁽¹⁾	Byte Enable Low to Output in Low-Z	0		0		0		ns
tвнz ⁽¹⁾	Byte Enable High to Output in High-Z		5		6		7	ns
WRITE CYCL	E							
twc	Write Cycle Time	10	_	12		15		ns
taw	Address Valid to End of Write	8	_	8		10		ns
tcw	Chip Select Low to End of Write	8	_	8		10		ns
tBW	Byte Enable Low to End of Write	8	_	8	_	10		ns
tas	Address Set-up Time	0	_	0	_	0		ns
twR	Address Hold from End of Write	0	_	0	_	0		ns
twp	Write Pulse Width	8	—	8	_	10		ns
tow	Data Valid to End of Write	5	—	6	_	7		ns
tDH	Data Hold Time	0	—	0	—	0	—	ns
tow ⁽¹⁾	Write Enable High to Output in Low-Z	3	—	3	—	3	—	ns
twµz ⁽¹⁾	Write Enable Low to Output in High-Z		6		7		7	ns

NOTE:

1. This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.

2. Low power 10ns (L10) speed 0°C to +70°C temperature range only.


Timing Waveform of Read Cycle No. 1^(1,2,3)



^{3.} OE, BHE, and BLE are LOW.

6442 tbl 10

Timing Waveform of Read Cycle No. 2⁽¹⁾



6442 drw 07


NOTES:

1. $\overline{\text{WE}}$ is HIGH for Read Cycle.

2. Address must be valid prior to or coincident with the later of CS, BHE, or BLE transition LOW; otherwise taA is the limiting parameter.

3. Transition is measured ±200mV from steady state.


Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)^(1,2,4)




NOTES:

- 1. A write occurs during the overlap of a LOW \overline{CS} , LOW \overline{BHE} or \overline{BLE} , and a LOW \overline{WE} .
- 2. OE is continuously HIGH. If during a WE controlled write cycle OE is LOW, twp must be greater than or equal to twHz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4. If the CS LOW or BHE and BLE LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 5. Transition is measured $\pm 200 \text{mV}$ from steady state.

Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)^(1,3)




Timing Waveform of Write Cycle No. 3 (**BHE**, **BLE** Controlled Timing)^(1,3)



NOTES:

- 1. A write occurs during the overlap of a LOW CS, LOW BHE or BLE, and a LOW WE.

During this period, I/O pins are in the output state, and input signals must not be applied.
 If the CS LOW or BHE and BLE LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.



* Commercial only for low power 10ns (L10) speed grade.

6442 drw 11a

Datasheet Document History

Released datasheet 10/13/03

07/30/04 Added "Restricted hazardous substance device" to ordering information. p.8

www.DataSheet4U.com



CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054

for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com

for Tech Support: sramhelp@idt.com 800-544-7726

The IDT logo is a registered trademark of Integrated Device Technology, Inc.