

# **CMOS PARALLEL FIRST-IN/FIRST-OUT FIFO** 512 x 9-BIT & 1024 x 9-BIT

# IDT7201SA/LA IDT7202SA/LA

# FEATURES:

- First-In, First-Out dual port memory
- 512 x 9 organization (IDT7201A)
- 1024 x 9 organization (IDT7202A)
- Low power consumption
- Ultra high speed 45ns cycle time
- · Asynchronous and simultaneous read and write
- Fully expandable by both word depth and/or bit width
- IDT7201A pin and functionally compatible with Mostek MK4501 but with half-full flag capability
- IDT7202A allows for deep word structure (1024) without expansion
- Half-full flag capability in single device mode
- · Master/slave multiprocessing applications
- · Bidirectional and rate buffer applications
- · Empty and full warning flags

**PIN CONFIGURATIONS** 

- · Auto retransmit capability
- High-performance 1.2 micron CEMOS<sup>™</sup> II technology
- Available in Plastic DIP, CERDIP and LCC
- Military product available 100% screened to MIL-STD-883, Class B

# **DESCRIPTION:**

The IDT7201A/7202A is a dual port memory that utilizes a special First-In. First-Out algorithm that loads and empties data on a first-in, first-out basis. The device uses full and empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the device through the use of the WRITE  $(\overline{W})$  and READ  $(\overline{R})$  pins. The device has a read/write cycle time of 45ns (22MHz).

The device utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking. It also features a RETRANSMIT (RT) capability that allows for reset of the read pointer to its initial position when RT is pulsed low to allow for retransmission from the beginning of data. A half-full flag is available in the single device mode and width expansion modes.

The IDT7201A/7202A is fabricated using the high speed CEMOS II, 1.2 micron technology and is available in DIPs and LCCs screened to MIL-STD-883, Method 5004. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications. The 1024 x 9 organization of the IDT7202A allows a 1024 deep word structure without the need for expansion.

FUNCTIONAL BLOCK DIAGRAM

EXPANSIO

LOGIC

#### DATA INPUTS (D0 - D8) 28 Vcc 27 D4 26 D5 25 D6 24 D7 23 FL/RT 22 RS 21 EF 20 XO/HF 19 Q7 шŤш w WRITE D8 2 CONTROL D3 🗌 3 D2 235 D1 236 D0 237 Xi 238 32 31 29 ET D6 D2 \_\_\_\_\_ D1 \_\_\_\_ 4 28 L 1 07 27 L 1 NC 26 L 1 RS 24 L 1 RS 24 L 1 V ARRAY WRITE READ 5 512x9 POINTER POINTER D0 🗆 6 1024x9 FL/BT XI 🗖 7 FF 239 FF 🗌 12 10 00 Q0 [] Q1 [] 9 01 23 11 NC 23 12 23 **C T** 22 **C T** XO/HF 512/1024 19 Q7 18 Q6 17 Q5 16 Q4 10 07 Q2 🗖 11 THREE-Q2 13 21 E Q6 STATE Q3 12 15 16 17 18 14 20 BUFFERS F Q8 13 15 DATA OUTPUTS GND 14 (QQ - QB)READ RS LOGIC CONTROL FI /RT GND) DSP7201-001 DIP TOP VIEW DSP7201-002 PLCC & LCC EL AG LOGIC TOP VIEW

CEMOS is a trademark of Integrated Device Technology, Inc.

# **MILITARY AND COMMERCIAL TEMPERATURE RANGES**

# DSP7201-003 **JULY 1986**

XI

# ABSOLUTE MAXIMUM RATING<sup>(1)</sup>

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	v
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Т <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +155	°C
PT	Power Dissipation	1.0	1.0	W
I <sub>OUT</sub>	DC Output Current	50	50	mA

#### NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **RECOMMENDED DC OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
V <sub>cc</sub>	Military Supply Voltage	4.5	5.0	5.5	v	_
V <sub>cc</sub>	Commercial Supply Voltage	4.5	5.0	5.5	v	-
GND	Supply Voltage	0	0	0	v	-
VIH	Input High Voltage Commercial	2.0		_	v	-
V <sub>IH</sub>	Input High Voltage Military	2.2	_		v	
V <sub>IL</sub>	Input Low Voltage Commercial & Military	_	_	0.8	v	1

NOTE:

1. 1.5V undershoots are allowed for 10ns once per cycle.

#### **DC ELECTRICAL CHARACTERISTICS**

(Commercial:  $V_{CC}$  = 5V ± 10%, T<sub>A</sub> = 0°C to +70°C; Military:  $V_{CC}$  = 5V ± 10%, T<sub>A</sub> = -55°C to +125°C)

SYMBOL	PARAMETER	IDT7201SA/LA IDT7202SA/LA COMMERCIAL T <sub>A</sub> = 35ns		IDT7201SA/LA IDT7202SA/LA MILITARY T <sub>A</sub> = 40ns		IDT7201SA/LA IDT7202SA/LA COMMERCIAL T <sub>A</sub> = 50, 65, 80, 120ns		IDT7201SA/LA IDT7202SA/LA MILITARY T <sub>A</sub> = 50, 65, 80, 120ns		1/LA 1Y 65,	UNIT	NOTES			
		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
1 <sub>u</sub>	Input Leakage Current (Any Input)	-1	_	1	-10		10	-1		1	-10		10	μA	1
ILO	Output Leakage Current	-10		10	-10		10	-10		10	-10	_	10	μA	2
V <sub>он</sub>	Output Logic "1" Voltage I <sub>OH</sub> = -2mA	2.4			2.4	_		2.4			2.4		_	v	-
V <sub>OL</sub>	Output Logic "0" Voltage I <sub>OL</sub> = 8mA	-		0.4	_		0.4	-		0.4	-		0.4	ν	—
I <sub>CC1</sub>	Average V <sub>CC</sub> Power Supply Current	-	_	100	-		120	-	50	80	-	70	100	mA	3
I <sub>CC2</sub>	Average Standby Current (R = W = RS = FL/RT = V <sub>IH</sub> )	-		15	-		20	-	5	8	-	8	15	mA	3
I <sub>CC3</sub> (L)	Power Down Current (All Input = V <sub>CC</sub> -0.2V)	-	_	500	_		900	-	_	500	-	_	900	μA	3
I <sub>CC3</sub> (S)	Power Down Current (All Input = V <sub>CC</sub> -0.2V)	-	_	5	_	_	9	—	-	5		_	9	mA	3

### NOTES:

1. Measurements with  $0.4 \le V_{IN} \le V_{CC}$ .

2.  $\vec{R} \ge V_{IH}$ ,  $0.4 \le V_{OUT} \le V_{CC}$ .

3.  $\mathbf{I}_{\mathbf{CC}}$  measurements are made with outputs open.

# **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $V_{CC}$  = 5V ± 10%,  $T_A$  = 0°C to +70°C; Military:  $V_{CC}$  = 5V ± 10%,  $T_A$  = -55°C to +125°C)

SYMBOL		co	M'L	MILI	TARY			MILITARY AND COMMERCIAL						
	PARAMETER	7201A/2A-35 MIN. MAX.		7201A/2A-40 MIN. MAX.		7201A/2A-50 MIN. MAX.		7201A/2A-65 MIN. MAX.		7201A/2A-80 MIN. MAX.				UNITS
t <sub>RC</sub>	Read Cycle Time	45		50		65	-	80		100		140	-	ns
t <sub>A</sub>	Access Time	-	35	-	40		50	-	65	-	80	—	120	ns
t <sub>RR</sub>	Read Recovery Time	10		10		15	_	15		20		20		ns
t <sub>RPW</sub>	Read Pulse Width <sup>(2)</sup>	35		40		50		65		80	-	120		ns
t <sub>RLZ</sub>	Read Pulse Low to Data Bus at Low Z <sup>(3)</sup>	5	_	5		10	_	10		10		10		ns
t <sub>wLZ</sub>	Write Pulse High to Data Bus at Low Z <sup>(3, 4)</sup>	10		10	-	15		15		20		20		ns
t <sub>DV</sub>	Data Valid from Read Pulse High	5		5	-	5		5		5	_	5		ns
t <sub>RHZ</sub>	Read Pulse High to Data Bus at High Z <sup>(3)</sup>	_	20	-	25	-	30	_	30		30	-	35	ns
twc	Write Cycle Time	45	_	50	_	65		80		100	_	140	—	ns
twew	Write Pulse Width <sup>(2)</sup>	35		40		50		65		80		120		ns
t <sub>WR</sub>	Write Recovery Time	10		10		15		15		20		20		ns
t <sub>DS</sub>	Data Setup Time	18		20	-	30	_	30		40		40	-	ns
t <sub>DH</sub>	Data Hold Time	0		0	_	5		10		10		10	—	ns
t <sub>RSC</sub>	Reset Cycle Time	45		50	-	65	-	80	-	100		140	-	ns
t <sub>RS</sub>	Reset Pulse Width <sup>(2)</sup>	35		40	-	50		65	-	80		120	—	ns
t <sub>RSR</sub>	Reset Recovery Time	10		10	_	15		15	-	20	-	20	-	ns
t <sub>RTC</sub>	Retransmit Cycle Time	45	-	50	-	65	-	80	-	100		140	-	ns
t <sub>RT</sub>	Retransmit Pulse Width <sup>(2)</sup>	35		40		50	-	65	-	80	_	120	-	ns
t <sub>RTR</sub>	Retransmit Recovery Time	10		10		15	—	15		20	_	20	-	ns
t <sub>EFL</sub>	Reset to Empty Flag Low	-	45	-	50	—	65		80	—	100		140	ns
t <sub>HFH,FFH</sub>	Reset to Half & Full Flag High	_	45	-	50		65	_	80		100		140	ns
t <sub>REF</sub>	Read Low to Empty Flag Low	-	30		35		45		60		60		60	ns
t <sub>RFF</sub>	Read High to Full Flag High	_	30		35		45		60		60		60	ns
t <sub>WEF</sub>	Write High to Empty Flag High	-	30	-	35		45		60		60		60	ns
t <sub>WFF</sub>	Write Low to Full Flag Low	_	30		35		45		60		60	-	60	ns
t <sub>wHF</sub>	Write Low to Half-Full Flag Low		45	-	50	_	65	-	80	-	100	-	140	ns
t <sub>RHF</sub>	Read High to Half-Full Flag High		45		50	-	65	-	80		100		140	ns

NOTES:

1. Timings referenced as in AC Test Conditions.

2. Pulse widths less than minimum value are not allowed.

3. Values guaranteed by design, not currently tested.

4. Only applies to read data flow through mode.

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

## CAPACITANCE (T<sub>A</sub> = +25°C, f = 1.0MHz)


SYMBOL	PARAMETER <sup>(1)</sup>	CONDITIONS	TYP.	UNIT
CIN	Input Capacitance	V <sub>IN</sub> = 0V	5	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	7	pF

### NOTE:

1. This parameter is sampled and not 100% tested.

#### NOTE:

Generating  $\overline{R}/\overline{W}$  Signals — When using these high-speed FIFO devices, it is necessary to have clean inputs on the  $\overline{R}$  and  $\overline{W}$  signals. It is important to not have glitches, spikes or ringing on the  $\overline{R}$ ,  $\overline{W}$  (that violate the V<sub>IL</sub>, V<sub>IH</sub> requirements); although the minimum pulse width low for the  $\overline{R}$  and  $\overline{W}$  are specified in tens of nanosecond, a glitch of 5ns can affect the read or write pointer and cause it to increment.



\*Includes jig and scope capacitances. Figure 1. Output Load.

# SIGNAL DESCRIPTIONS:

### **INPUTS:**

DATA IN (D0-D8)

Data inputs for 9-bit wide data.

# **CONTROLS:**

#### RESET (RS)

Reset is accomplished whenever the RESET ( $\overline{RS}$ ) input is taken to a low state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. Both the READ ENABLE ( $\overline{R}$ ) and WRITE ENABLE ( $\overline{W}$ ) inputs must be in the high state during the window shown in Figure 2; i.e., t<sub>RPW</sub> or t<sub>WPW</sub> before the rising edge of  $\overline{RS}$ , and should not change until t<sub>RSR</sub> after the rising edge of  $\overline{RS}$ ).

#### WRITE ENABLE (W)

A write cycle is initiated on the falling edge of this input if the FULL FLAG ( $\overline{FF}$ ) is not set. Data setup and hold times must be adhered to with respect to the rising edge of the WRITE ENABLE ( $\overline{W}$ ). Data is stored in the RAM array sequentially and independently of any ongoing read operation.

After half of the memory is filled, and at the falling edge of the next write operation, the HALF-FULL FLAG (HF) will be set to low and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The HALF-FULL FLAG (HF) is then reset by the rising edge of the read operation.

To prevent data overflow, the FULL FLAG ( $\overline{FF}$ ) will go low, inhibiting further write operations. Upon the completion of a valid read operation, the FULL FLAG ( $\overline{FF}$ ) will go high after t<sub>RFF</sub>, allowing a valid write to begin. When the FIFO is full, the internal write pointer is blocked from  $\overline{W}$ , so external changes in  $\overline{W}$  will not affect the FIFO when it is full.

#### READ ENABLE (R)

A read cycle is initiated on the falling edge of the READ ENABLE ( $\overline{R}$ ) provided the EMPTY FLAG ( $\overline{E}$ ) is not set. The data is accessed on a First-In, First-Out basis independent of any ongoing write operations. After READ ENABLE ( $\overline{R}$ ) goes high, the Data Outputs (Q0 through Q8) will return to a high impedance condition until the next READ operation. When all the data has been read from the FIFO, the EMPTY FLAG ( $\overline{EF}$ ) will go low, allowing the "final" read cycle but inhibiting further read operations with the data outputs remaining in a high impedance state. Once a valid write operation has been accomplished, the EMPTY FLAG ( $\overline{EF}$ ) will go high after t<sub>WEF</sub>, and a valid READ can

then begin. When the FIFO is empty, the internal read pointer is blocked from  $\overline{R}$ , so external changes in  $\overline{R}$  will not affect the FIFO when it is empty.

#### FIRST LOAD/RETRANSMIT (FL/RT)

This is a dual purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first loaded. (See Operating Modes.) In the Single Device Mode, this pin acts as the retransmit input. The Single Device Mode is initiated by grounding the EXPANSION IN  $(\overline{XI})$ .

The IDT7201A/2A can be made to retransmit data when the RETRANSMIT ENABLE CONTROL ( $\overline{\text{RT}}$ ) input is pulsed low. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. READ ENABLE ( $\overline{\text{R}}$ ) and WRITE ENABLE ( $\overline{\text{W}}$ ) must be in the high state during retransmit. This feature is useful when less than 512/1024 writes are performed between resets. The retransmit feature is not compatible with Depth Expansion Mode and will affect HALF-FULL FLAG ( $\overline{\text{HF}}$ ) depending on the relative locations of the read and write pointers.

#### EXPANSION IN (XI)

This input is a dual purpose pin. EXPANSION IN  $(\overline{XI})$  is grounded to indicate an operation in the single device mode. EXPANSION IN  $(\overline{XI})$  is connected to EXPANSION OUT  $(\overline{XO})$  of the previous device in the Depth Expansion or Daisy Chain Mode.

#### **OUTPUTS:**

#### FULL FLAG (FF)


The FULL FLAT ( $\overline{FF}$ ) will go low, inhibiting further write operation, when the write pointer is one location from the read pointer, indicating that the device is full. if the read pointer is not moved after RESET ( $\overline{RS}$ ), the FULL FLAG ( $\overline{FF}$ ) will go low after 512 writes for the IDT7201A and 1024 writes for the IDT7202A.

#### EXPANSION OUT/HALF-FULL FLAG (XO/HF)

This is a dual purpose output. In the single device mode, when EXPANSION IN ( $\overline{XI}$ ) is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled, and at the falling edge of the next write operation, the HALF-FULL FLAG (HF) will be set to low and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The HALF-FULL FLAG (HF) is then reset by the rising edge of the read operation.

In the Depth Expansion Mode, EXPANSION IN  $(\overline{XI})$  is connected to EXPANSION OUT  $(\overline{XO})$  of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory.






Figure 3. Asynchronous Write and Read Operation




Figure 4. Full Flag From Last Write to First Read

DSP7201-007

4

.





Figure 5. Empty Flag From Last Read to First Write


DSP7201-012



#### NOTES:

1. t<sub>ATC</sub> = t<sub>AT</sub> + t<sub>ATR</sub>. 2. EF, HF and FF may change state during retransmit as a result of the offset of the read and write pointers, but flags will be valid at t<sub>ATC</sub>.

#### Figure 6. Retransmit



ĦF

Figure 9. Half-Full Flag Timing

twhr

#### DATA OUTPUTS (Q0-Q8)

Data outputs for 9-bit wide data. This output is in a high impedance condition whenever READ  $\overline{(R)}$  is in a high state.

### **OPERATING MODES:**

#### SINGLE DEVICE MODE

A single IDT7201A/2A may be used when the application requirements are for 512/1024 words or less. The IDT7201A/2A is in a Single Device Configuration when the EXPANSION IN  $(\overline{XI})$  control input is grounded. (See Figure 10.) In this mode the HALF-FULL FLAG ( $\overline{HF}$ ), which is an active low output, is shared with EXPANSION OUT ( $\overline{XO}$ ).





Figure 10. Block Diagram of Single 512x9/1024x9 FIFO



NOTES:

Flag detection is accomplished by monitoring the  $\overline{FF}$ ,  $\overline{EF}$ , and the  $\overline{HF}$  signals on either (any) device used in the width expansion configuration. Do not connect any output control signals together.

#### Figure 11. Block Diagram of 512x18/1024x18 FIFO Memory Used in Width Expansion Mode

## WIDTH EXPANSION MODE

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags ( $\overline{EF}$ ,  $\overline{FF}$  and  $\overline{HF}$ ) can be detected from any one device. Figure 11 demonstrates an 18-bit word width by using two IDT7201A/2As. Any word width can be attained by adding additional IDT7201A/2As.

#### **DEPTH EXPANSION (DAISY CHAIN) MODE**

The IDT7201A/2A can easily be adapted to applications when the requirements are for greater than 512/1024 words. Figure 12 demonstrates Depth Expansion using three IDT7201A/2As. Any depth can be attained by adding additional IDT7201A/2As. The IDT7201A/2A operates in the Depth Expansion configuration when the following conditions are met:

- 1. The first device must be designed by grounding the FIRST LOAD (FL) control input.
- 2. All other devices must have FL in the high state.
- 3. The EXPANSION OUT (XO) pin of each device must be tied to the EXPANSION IN (XI) pin of the next device. See Figure 12.
- 4. External logic is needed to generate a composite FULL FLAG (FF) and EMPTY FLAG (EF). This requires the ORing of all EFs and ORing of all FFs (i.e. all must be set to generate the correct composite FF or EF). See Figure 12.
- 5. The RETRANSMIT  $(\overline{\text{RT}})$  function and HALF-FULL FLAG  $(\overline{\text{HF}})$  are not available in the Depth Expansion Mode.

#### COMPOUND EXPANSION MODE

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays. (See Figure 13.)

#### **BIDIRECTIONAL MODE**

Applications which require data buffering between two systems (each system capable of READ and WRITE operations) can be achieved by pairing IDT7201A/2As as is shown in Figure 14. Care must be taken to assure that the appropriate flag is monitored by each system; (i.e.  $\overline{FF}$  is monitored on the device where  $\overline{W}$  is used;  $\overline{EF}$  is monitored on the device where  $\overline{R}$  is used). Both Depth Expansion and Width Expansion may be used in this mode.

# DATA FLOW-THROUGH MODES

Two types of flow-through modes are permitted, a read flowthrough and write flow-through mode. For the read flow-through mode (Figure 15), the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in  $(t_{WEF} + t_A)$ ns after the rising edge of  $\overline{W}$ , called the first write edge, and it remains on the bus until the  $\overline{R}$ line is raised from low-to-high, after which the bus would go into a three-state mode after  $t_{BHZ}$ ns. The  $\overline{EF}$  line would have a pulse showing temporary de-assertion and then would be asserted. In the interval of time that  $\overline{R}$  was low, more words can be written to the FIFO (the subsequent writes after the first write edge would de-assert the empty flag); however, the same word (written on the first write edge), presented to the output bus as the read pointer, would not be incremented when  $\overline{R}$  is low. On toggling  $\overline{R}$ , the other words that were written to the FIFO will appear on the output bus as in the read cycle timings.

In the write flow-through mode (Figure 16), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The  $\overline{R}$  line causes the  $\overline{FF}$  to be de-asserted but the  $\overline{W}$  line being low causes it to be asserted again in anticipation of a new data word. On the rising edge of  $\overline{W}$ , the new word is loaded in the FIFO. The  $\overline{W}$  line must be toggled when  $\overline{FF}$  is not asserted to write new data in the FIFO and to increment the write pointer.

# **TRUTH TABLES** TABLE I - RESET AND RETRANSMIT -SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

		INPUTS		INTERNA	OUTPUTS			
MODE	RS	RT	XI	Read Pointer	Write Pointer	EF	FF	HF
Reset	0	x	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	x	X	х
Read/Write	1	1	0	Increment <sup>(1)</sup>	Increment <sup>(1)</sup>	x	X	х

NOTE:

1. Pointer will increment if flag is high.

# TABLE II - RESET AND FIRST LOAD TRUTH TABLE -DEPTH EXPANSION/COMPOUND EXPANSION MODE

		INPUTS		INTERNA	OUTPUTS		
MODE	RS	FL	XI	Read Pointer	Write Pointer	ĒF	FF
Reset-First Device	0	0	(1)	Location Zero	Location Zero	0	1
Reset all Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
Read/Write	-1	x	(1)	х	x	x	x

NOTES:

1. XI is connected to XO of previous device. See Figure 12. RS = Reset Input, FL/RT = First Load/Retransmit, EF = Empty Flag Output, FF = Full Flag Output, XI = Expansion Input, HF = Half-Full Flag Output.





Figure 12. Block Diagram of 1536x9/3072x9 FIFO Memory (Depth Expansion)

DSP7201-015



#### NOTES:

1. For depth expansion block see DEPTH EXPANSION Section and Figure 12.

2. For Flag detection see WIDTH EXPANSION Section and Figure 11.







Figure 14. Bidirectional FIFO Mode

DATA<sub>IN</sub> VALID

DSP7201-019





DATAOUT VALID

DATAIN

DATAOUT

NOTE:

4-10