

64–BIT IEEE FLOATING POINT MULTIPLIER AND ALU

ADVANCE INFORMATION IDT72064 IDT72065

FEATURES:

- Pin and functionally compatible with Weitek 1064/1065
- Low-power (750mW typical per device) operation
- Single 5 volt supply no need for two supplies
- Advanced CEMOS[™] II 1.5 micron technology
- Fully conforms to the requirements of IEEE Standard 754, version 10.0 for full 32-bit and 64-bit multiply and arithmetic operations.
- Very high-speed operation
 - 10 megaflops (100ns) pipelined ALU operation (add/subtract/convert/compare)
 - -5 megaflops (200ns) pipelined 32-bit (single precision) multiplications
 - 2.5 megaflops (400ns) pipelined 64-bit (double precision) multiplications
- Full floating point function arithmetic logic unit including:
 - —Add
 - -Subtract
 - -Absolute Value
 - -Compare
 - -Conversion to and from two's complement integer
- Flexible system design
 - Three 32-bit ports allow two data inputs and one result output every 50ns
 - -One, two, or three port architectures supported
 - -Single phase, edge-triggered clock interface, with fully registered TTL or CMOS compatible inputs and outputs
- Standard 144-pin grid array package

DESCRIPTION:

The IDT72064 floating-point multiplier and the IDT72065 floating-point ALU provide high-speed 32-bit and 64-bit floating-point processing capability.

The IDT72064/065 are fabricated using IDT's advanced CEMOS II 1.5 micron technology and are capable of a total multiply latency (time required from the input of the operand until

the result can be used by another device) of 500ns for single precision and 700ns for double precision multiplications. This ultra-high speed performance is achieved by combining both state-of-the-art CEMOS technology and advanced circuit design techniques.

For signal processing applications, where higher throughput speeds are required, operations including the function specification can be pipelined. For single precision multiplications, new operands can be loaded and a product unloaded every 200ns while double precision multiplies can be accomplished at a 400ns rate. The IDT72065 ALU executes all operations at a 100ns pipelined throughput. All operations including the function specification are pipelined so there is no penalty for interleaving various functions. The on-chip pipeline is automatically advanced using internal timers, so explicit pipeline flushing is not required.

This flexible two-chip set operates in full conformance with the requirements of IEEE standard 754 revision 10.0. It performs operations on single (32-bit) and double (64-bit) precision operands as well as conversion to 32-bit two's complement integers. The IDT72064/065 accommodates all rounding modes, infinity and reserved operand representations, and the treatment of exceptions, such as overflow, underflow, invalid and inexact operations. Exact conformance to the standards ensures complete software portability between prototype development and final application. A "FAST" mode eliminates the time penalty for denormalized number.

The flexible input/output architecture of these devices allows them to be used in systems with one, two, or three 32-bit buses, or one 64-bit bus. Fully registered inputs and outputs, separately controlled, are loaded on each positive-going transition of the clock.

A 6-bit function control determines the arithmetic function to be performed while a 4-bit status output flags arithmetic exceptions and conditions. Both the function inputs and status outputs propagate along with the data to ease system design timing.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

FUNCTIONAL BLOCK DIAGRAM IDT72065 FLOATING POINT ALU



DSP72265-001

FUNCTIONAL BLOCK DIAGRAM IDT72065 FLOATING POINT MULTIPLIER



PIN CONFIGURATION

GND	Z ₃₁	Z ₁₄	Z ₁₃	Z ₂₇	Z ₁₀	Z ₂₅	Z ₂₄	Z7	Z ₂₂	Z ₂₀	Z ₁₉	Z3	Z 1	GND
S3	NC	v _{cc}	Z ₁₅	Z ₂₉	Z ₁₂	Z ₁₁	Z9	Z ₆	Z ₂₁	Z4	Z ₁₈	Z ₁₇	v _{cc}	۷o
GND	S2	NC	NC	Z ₃₀	Z ₂₈	Z ₂₆	Z ₈	Z ₂₃	Z5	Z2	Z ₁₆	Z ₀	GND	Y ₁₇
TEN	S ₀	NC										NC	Y ₁₆	Y ₁₈
U2	csu	S ₁										Y ₁	Y ₂	Y4
NC	U0	U1										Y ₃	Y ₁₉	Y ₂₁
NC	CLK	NC										Y ₅	Y ₂₀	Y ₆
F ₅	F4	V _{SS}										Y ₂₃	Y ₂₂	Y,
F3	Fo	F ₁										Y ₈	Y ₂₅	Y ₂₄
F ₂	NC	L4										Y ₂₆	Y ₁₀	Y۹
NC	L ₂	Lo										Y ₂₉	Y ₂₇	Υ ₁₁
L3	NC	NC							_			Y ₁₅	Υ ₁₃	Υ ₁₂
L1	GND	X ₃₁	X ₁₅	X ₂₉	X ₂₆	X8	X ₂₃	X ₅	X3	X 1	NC	Y ₃₁	Y ₁₄	Y ₂₈
CSL	NC	X ₁₄	X ₁₃	X ₂₇	X ₁₀	X ₂₅	X ₂₂	X ₂₀	X ₁₉	X2	X ₁₆	NC	NC	Y ₃₀
GND	X ₃₀	X 28	X ₁₂	X ₁₁	X9	X ₂₄	X,	X ₆	X ₂₁	X4	X ₁₈	X ₁₇	x,	v _{ss}

144-PIN PGA (PIN GRID ARRAY) TOP VIEW

DSP72265-003