16 x 16 PARALLEL CMOS MULTIPLIER-ACCUMULATOR

IDT7210L
IDT7243L

Integrated Device Technology, Inc.

FEATURES:

- 16 x 16 parallel multiplier/accumulator with selectable accumulation and subtraction
- High-speed — 35ns multiply/accumulate time
- IDT7210 features selectable accumulation, subtraction and rounding and preloading with 35-bit result
- IDT7243 features selectable accumulation, subtraction and rounding with 19-bit result
- IDT7210 is pin and functionally compatible with the TRW TDC1010J
- IDT7243 is pin and functionally compatible with the TRW TDC1043
- Both devices perform subtraction and double precision addition and multiplication
- Produced using advanced CEMOS™ high-performance technology
- Low-power consumption (less than 250mW typical) — less than 1/10 the power of compatible bipolar and 1/7 the power of NMOS designs
- Input and output directly TTL-compatible
- Single 5V supply
- Available in topbraze DIP, SHRINK-DIP, plastic DIP, LCC, Fine-Pitch LCC, PLCC and Flatpack
- Military product available 100% screened to MIL-STD-883, Class B

DESCRIPTION:

The IDT7210/IDT7243 are high-speed, low-power 16 x 16 parallel multiplier/accumulators that are ideally suited for real-time digital signal processing applications. Fabricated using CEMOS silicon gate technology, these devices offer a very low-power alternative to existing bipolar and NMOS counterparts, with only 1/7 to 1/10 the power dissipation and exceptional speed (35ns maximum) performance.

Pin and functional replacements for TRW's TDC1010J/TDC-1043, the IDT7210/7243 operate from a single 5 volt supply and are compatible with standard TTL logic levels. The architecture of the IDT7210/7243 is farily straightforward, featuring individual input and output registers with clocked D-type flip-flops, a pre-load capability (IDT7210 only) which enables input data to be preloaded into the output registers, individual three-state output ports for the extended product (XTP) and most significant product (MSP), and a least significant product output (LSP) which is multiplexed with the Y input. Unlike the IDT7210, the IDT7243 does not have either a preload capability or a least significant product (LSP) output accessible externally.

The X_{IN} and Y_{IN} data input registers may be specified through the use of the two's complement input (TC) as either two's complement or an unsigned magnitude, yielding a full-precision 32-bit result that may be accumulated to a full 35-bit result. The

Continued on Page 2

FUNCTIONAL BLOCK DIAGRAMS



DSP7210-001

IDT7210



DSP7210-002

IDT7243

CEMOS is a trademark of Integrated Device Technology, Inc.

Printed in U.S.A.

DESCRIPTION (CONT'D)

three output registers—extended product (XTP), most significant product (MSP) and least significant product (LSP)—are controlled by the respective TSX, TSM and TSL input lines. The LSP output can be routed through Y_{IN} ports in the IDT7210.

The accumulate input (ACC) enables the device to perform either a multiply or a multiply-accumulate function. In the multiply-accumulate mode, output data can be added to or subtracted from subsequent results. When the subtraction (SUB) input is active simultaneously with an active ACC, a subtraction can be performed. The double precision accumulated result is rounded down to either a single precision or single precision plus 3-bit extended result. In the multiply mode, the extended product output (XTP) is sign extended in the two's complement mode, or set to zero in the unsigned mode. The ROUND (RND) control rounds up the most significant product (MSP) and the 3-bit extended product (XTP) outputs. When pre-load input (PREL) is active, all the output buffers are forced into a high-impedance state (see PRELOAD truth table) and external data can be loaded into the output register by using the TSX, TSL and TSM signals as input controls.

PIN CONFIGURATIONS

IDT7210



DSP7210-003

DIP
TOP VIEW

IDT7243



DSP7210-004

DIP
TOP VIEW

IDT7210



DSP7210-005

LCC, PLCC & FINE-PITCH LCC
TOP VIEW

IDT7243



DSP7210-006

LCC, PLCC & FINE-PITCH LCC
TOP VIEW

4

PIN CONFIGURATIONS (Cont'd)

IDT7210



SHRINK-DIP
TOP VIEW

IDT7243



SHRINK-DIP
TOP VIEW

IDT7210



FLATPACK
TOP VIEW

IDT7243



FLATPACK
TOP VIEW

ABSOLUTE MAXIMUM RATING(1)

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V_{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T_A	Operating Temperature	0 to +70	-55 to +125	°C
T_{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T_{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
P_T	Power Dissipation	1.6	1.6	W
I_{OUT}	DC Output Current	50	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{CCM}	Military Supply Voltage	4.5	5.0	5.5	V
V_{CC}	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V_{IH}	Input High Voltage	2.0	—	—	V
V_{IL}	Input Low Voltage	—	—	0.8	V

DC ELECTRICAL CHARACTERISTICS

(Commercial V_{CC} = 5V ± 10%, T_A = 0°C to +70°C, Military V_{CC} = 5V ± 10%, T_A = -55°C to +125°C for Commercial clocked multiply times of 35,45,55,65ns or Military 40,55,65,75ns

SYMBOL	PARAMETER	TEST CONDITIONS	COMMERCIAL MIN.	COMMERCIAL TYP.(1)	COMMERCIAL MAX.	MILITARY MIN.	MILITARY TYP.(1)	MILITARY MAX.	UNIT
$\|I_{LI}\|$	Input Leakage Current	V_{CC} = Max., V_{IN} = 0 to V_{CC}	—	—	10	—	—	20	µA
$\|I_{LO}\|$	Output Leakage Current	Hi Z, V_{CC} = Max., V_{OUT} = 0 to V_{CC}	—	—	10	—	—	20	µA
I_{CC}(2)	Operating Power Supply Current	Outputs Open Measured at 10MHz(2)	—	45	90	—	45	110	mA
I_{CCQ1}	Quiescent Power Supply Current	$V_{IN} \geq V_{IH}$, $V_{IN} \leq V_{IL}$	—	20	50	—	20	50	mA
I_{CCQ2}	Quiescent Power Supply Current	$V_{IN} \geq V_{CC}$ - 0.2V, $V_{IN} \leq 0.2V$	—	4	20	—	4	25	mA
I_{CC}/f(2,3)	Increase in Power Supply Current/MHz	V_{CC} = Max., f > 10MHz	—	—	6	—	—	8	mA/MHz
V_{OH}	Output High Voltage	V_{CC} = Min., I_{OH} = -2.0mA	2.4	—	—	2.4	—	—	V
V_{OL}	Output Low Voltage	V_{CC} = Min., I_{OL} = 8mA	—	—	0.4	—	—	0.4	V

NOTES:

1. Typical implies V_{CC} = 5V and T_A = +25°C.
2. I_{CC} is measured at 10MHz and V_{IN} = TTL voltages. For frequencies greater than 10MHz, the following equation is used for the commercial range: I_{CC} = 90 + 8(f - 10) mA, where f = operating frequency in MHz. For the military range, I_{CC} = 110 + 8(f - 10) where f = operating frequency in MHz.
3. For frequencies greater than 10MHz.

DC ELECTRICAL CHARACTERISTICS

(Commercial V_{CC} = 10V ± 10%, T_A = 0°C to +70°C, Military V_{CC} = 10V ± 10%, T_A = -55°C to +125°C for Commercial clocked multiply times of 100,165ns or Military 120/200ns.

SYMBOL	PARAMETER	TEST CONDITIONS	COMMERCIAL MIN.	COMMERCIAL TYP.(1)	COMMERCIAL MAX.	MILITARY MIN.	MILITARY TYP.(1)	MILITARY MAX.	UNIT
$\|I_{LI}\|$	Input Leakage Current	V_{CC} = Max., V_{IN} = 0 to V_{CC}	—	—	2	—	—	10	µA
$\|I_{LO}\|$	Output Leakage Current	Hi Z, V_{CC} = Max., V_{OUT} = 0 to V_{CC}	—	—	2	—	—	10	µA
I_{CC}(2)	Operating Power Supply Current	Outputs Open Measured at 10MHz(2)	—	35	70	—	35	90	mA
I_{CCQ1}	Quiescent Power Supply Current	$V_{IN} \geq V_{IH}$, $V_{IN} \leq V_{IL}$	—	10	30	—	10	30	mA
I_{CCQ2}	Quiescent Power Supply Current	$V_{IN} \geq V_{CC}$ - 0.2V, $V_{IN} \leq 0.2V$	—	0.1	1.0	—	0.1	2.0	mA
I_{CC}/f(2,3)	Increase in Power Supply Current/MHz	V_{CC} = Max., f > 10MHz	—	—	5	—	—	7	mA/MHz
V_{OH}	Output High Voltage	V_{CC} = Min., I_{OH} = -2.0mA	2.4	—	—	2.4	—	—	V
V_{OL}	Output Low Voltage	V_{CC} = Min., I_{OL} = 8mA	—	—	0.4	—	—	0.4	V

NOTES:

1. Typical implies V_{CC} = 5V and T_A = +25°C.
2. I_{CC} is measured at 10MHz and V_{IN} = TTL voltages. For frequencies greater than 10MHz, the following equation is used for the commercial range: I_{CC} = 70 + 5(f - 10) mA, where f = operating frequency in MHz. For the military range, I_{CC} = 90 + 7(f - 10) where f = operating frequency in MHz.
3. For frequencies greater than 10MHz.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

SYMBOL	PARAMETER[1]	CONDITIONS	TYP.	UNIT
C_{IN}	Input Capacitance	V_{IN} = 0V	10	pF
C_{OUT}	Output Capacitance	V_{OUT} = 0V	12	pF

NOTE:
1. This parameter is sampled and not 100% tested.

AC ELECTRICAL CHARACTERISTICS COMMERCIAL (V_{CC} = 5V ± 10%, T_A = 0°C to +70°C)

SYMBOL	PARAMETER	7210L35 7243L35 MIN.	MAX.	7210L45 7243L45 MIN.	MAX.	7210L55 7243L55 MIN.	MAX.	7210L65 7243L65 MIN.	MAX.	7210L75 7243L75 MIN.	MAX.	7210L100 7243L100 MIN.	MAX.	7210L165 7243L165 MIN.	MAX.	UNITS	TEST LOAD FIG.
t_{MA}	Multiply - Accumulate Time	—	35	—	45	—	55	—	65	—	75	—	100	—	165	ns	1
t_D	Output Delay	—	25	—	25	—	30	—	35	—	35	—	35	—	40	ns	1
t_{ENA}	Three-State Output Enable Delay[1]	—	25	—	25	—	30	—	30	—	35	—	35	—	40	ns	2
t_{DIS}	Three-State Output Disable Delay[1]	—	25	—	25	—	30	—	30	—	35	—	35	—	40	ns	2
t_S	Input Register Setup Time	12	—	15	—	20	—	25	—	25	—	25	—	30	—	ns	—
t_H	Input Register Hold Time	3	—	3	—	3	—	3	—	3	—	0	—	0	—	ns	—
t_{PW}	Clock Pulse Width	10	—	15	—	20	—	25	—	25	—	25	—	25	—	ns	—

AC ELECTRICAL CHARACTERISTICS MILITARY (V_{CC} = 5V ± 10%, T_A = -55°C to +125°C)

SYMBOL	PARAMETER	7210L40 7243L40 MIN.	MAX.	7210L55 7243L55 MIN.	MAX.	7210L65 7243L65 MIN.	MAX.	7210L75 7243L75 MIN.	MAX.	7210L85 7243L85 MIN.	MAX.	7210L120 7243L120 MIN.	MAX.	7210L200 7243L200 MIN.	MAX.	UNITS	TEST LOAD FIG.
t_{MA}	Multiply - Accumulate Time	—	40	—	55	—	65	—	75	—	85	—	120	—	200	ns	1
t_D	Output Delay	—	25	—	30	—	35	—	35	—	35	—	40	—	45	ns	1
t_{ENA}	Three-State Output Enable Delay[1]	—	25	—	30	—	30	—	35	—	35	—	40	—	45	ns	2
t_{DIS}	Three-State Output Disable Delay[1]	—	25	—	30	—	30	—	30	—	35	—	40	—	45	ns	2
t_S	Input Register Setup Time	15	—	20	—	25	—	25	—	25	—	30	—	30	—	ns	—
t_H	Input Register Hold Time	3	—	3	—	3	—	3	—	3	—	0	—	0	—	ns	—
t_{PW}	Clock Pulse Width	15	—	20	—	25	—	25	—	30	—	30	—	30	—	ns	—

NOTE:
1. Transition is measured ±500mV from steady state with loading specified in Fig. 2.



DSP7216-009

Figure 1. AC Output Test Load



DSP8210-008

Figure 2. Output Three State Delay Load



Figure 3. Set Up and Hold Time



Figure 4. Three State Control Timing Diagram



Figure 5. Timing Diagram

SIGNAL DESCRIPTIONS:

INPUTS:

X_{IN} (X_{15}-X_0)
Multiplicand Data Inputs

Y_{IN} (Y_{15}-Y_0)
Multiplier Data Inputs

INPUT CLOCKS:

CLKX, CLKY
Input data is loaded on the rising edge of these clocks.

CONTROLS:

ACC (Accumulate)
When ACC is high, the contents of the XTP, MSP and LSP registers are added to or subtracted from the multiplier output. When ACC is low, the device acts as a simple multiplier with no accumulation being performed and the next product generated will be stored directly into the output registers. The ACC signal is loaded on the rising edge of the CLKX or CLKY and must be valid for the duration of the data input.

SUB (Subtract)
When the ACC and SUB signals are both high, the contents of the output register are subtracted from the next product generated and the difference is stored back into the output registers at the rising edge of the next CLKP. When ACC is high and SUB is low, an addition instead of a subtraction is performed. Like the ACC signal, the SUB signal is loaded into the SUB register at the rising edge of either CLKX or CLKY and must be valid over the same period as the input data is valid. When the ACC is low, SUB acts as a "don't care" input.

TC (Two's Complement)
When the TC Control is HIGH, it makes both the X and Y inputs, two's complement inputs. When the TC control is LOW, it makes both inputs, X and Y, unsigned magnitude inputs.

RND (Round)
A high level at this input adds a "1" to the most significant bit of the LSP to round up the XTP and MSP data. RND, like ACC and SUB, is loaded on the rising edge of either CLKX or CLKY and must be valid for the duration of the input data.

PREL (Preload) (IDT7210 only)
When the PREL input is high, the output is driven to a high impedance state. When the TSX, TSL and TSM inputs are also high, the contents of the output register can be preset to the preload data applied to the output pins at the rising of CLKP. The PREL, TSM, TSL and TSX inputs must all be valid over the same period that the preload input is valid.

Y_{IN}/LSP Output — (LSP output, IDT7210 only)
Shares functions between 16-bit data input (Y_{IN}) and the least significant product output (LSP).

TSX, TSL, TSM (Three State Output Controls)
The XTP, MSP and LSP registers are controlled by direct non-registered control signals. These output drivers are at high impedance (disabled) when control signals TSX, TSM and TSL are high and are enabled when TSX, TSM and TSL are low.

OUTPUT CLOCK:

CLKP
Output data is loaded into the output register on the rising edge of this clock.

OUTPUTS:

XTP (P_{34}-P_{32})
Extended Product Output (3-bits)

MSP (P_{31}-P_{16})
Most Significant Product

LSP (P_{15}-P_0)
Least Significant Product (IDT7210 only), shared with Y_{IN} input.

4

NOTES ON TWO'S COMPLEMENT FORMATS:

1. In two's complement notation, the location of the binary point that signifies the separation of the fractional and integer fields is just after the sign, between the sign bit (-2^0) and the next significant bit for the multiplier inputs. This same format is carried over to the output format, except that the extended significance of the integer field is provided to extend the utility of the accumulator. In the case of the output notation, the output binary point is located between the 2^0 and 2^{-1} bit positions. The location of the binary point is arbitrary, as long as there is consistency with both the input and output formats. The number field can be considered entirely integer with the binary point just to the right of the least significant bit for the input, product and the accumulated sum.
2. When in the non-accumulating mode, the first four bits (P34 to P31) will all indicate the sign of the product. Additionally, the P30 term will also indicate the sign except for one exceptional case when multiplying -1×-1. With the additional bits that are available in this multiplier, the -1×-1 is a valid operation that yields a +1 product.
3. In operations that require the accumulation of single products or sum of products, there is no change in format. To allow for a valid summation beyond that available for a single multiplication product, three additional significant bits (guard bits) are provided. This is the same as if the product was accumulated off-chip in a separate 35-bit wide adder. Taking the sign at the most significant bit position will guarantee that the largest number field will be used. When the accumulated sum only occupies the right hand portion of the accumulator, the sign will be extended into the lesser significant bit positions.

PRELOAD TRUTH TABLE (IDT7210 only)

PREL	TSX	TSM	TSL	XTP	MSP	LSP
0	0	0	0	Q	Q	Q
0	0	0	1	Q	Q	Hi Z
0	0	1	0	Q	Hi Z	Q
0	0	1	1	Q	Hi Z	Hi Z
0	1	0	0	Hi Z	Q	Q
0	1	0	1	Hi Z	Q	Hi Z
0	1	1	0	Hi Z	Hi Z	Q
0	1	1	1	Hi Z	Hi Z	Hi Z
1	0	0	0	Hi Z	Hi Z	Hi Z
1	0	0	1	Hi Z	Hi Z	PL
1	0	1	0	Hi Z	PL	Hi Z
1	0	1	1	Hi Z	PL	PL
1	1	0	0	PL	Hi Z	Hi Z
1	1	0	1	PL	Hi Z	PL
1	1	1	0	PL	PL	Hi Z
1	1	1	1	PL	PL	PL

NOTES:
Hi Z = Output buffers at high impedance (output disabled).
Q = Output buffers at low impedance. Contents of output register will be transferred to output pins.
PL = Output buffers at high impedance, or output disabled. Preload data supplied externally at output pins will be loaded into the output register at the rising edge of CLKP.

Figure 6. Fractional Two's Complement Notation



Figure 7. Fractional Unsigned Magnitude Notation



Figure 8. Integer Two's Complement Notation



Figure 9. Integer Unsigned Magnitude Notation