RENESAS

3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH WITH RATE MATCHING

4,096 x 4,096

PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES JULY 31, 2015

FEATURES:

- Up to 32 serial input and output streams
- Maximum 4,096 x 4,096 channel non-blocking switching
- Accepts data streams at 2.048 Mb/s, 4.096 Mb/s, 8.192 Mb/s or 16.384 Mb/s
- Rate matching capability: Mux/Demux mode and Split mode .
- **Output Enable Indication Pins** •
- Per-channel Variable Delay mode for low-latency applications •
- Per-channel Constant Delay mode for frame integrity applications
- Automatic identification of ST-BUS® and GCI serial streams .
- Automatic frame offset delay measurement •
- Per-stream frame delay offset programming .
- Per-channel high-impedance output control
- Per-channel Processor mode to allow microprocessor writes to • TX streams
- Direct microprocessor access to all internal memories
- Memory block programming for quick setup •
- IEEE-1149.1 (JTAG) Test Port

FUNCTIONAL BLOCK DIAGRAM


- Internal Loopback for testing
- Available in 144-pin Thin Quad Flatpack (TQFP) and 144-pin Ball Grid Array (BGA) packages
- Operating Temperature Range -40°C to +85°C
- 3.3V I/O with 5V tolerant inputs and TTL compatible outputs

DESCRIPTION:

The IDT72V71643 has a maximum non-blocking switch capacity of 4,096 x 4,096 channels with data rates at 2.048 Mb/s, 4.096 Mb/s, 8.192 Mb/s or 16.384 Mb/s. With 32 inputs and 32 outputs, a variety of rate combinations is supported, under either Mux/Demux mode or Split mode, to allow for switching between streams of different data rates.

Output enable indications are provided through optional pins (one pin per output stream, only 16 output streams can be used in this mode) to facilitate external data bus control.

For applications requiring 32 streams and 32 per-stream Output Enable indicators, there is also an All Output Enable Feature.



IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. The ST-BUS® is a trademark of Mitel Corp.

JANUARY 2002

PIN CONFIGURATIONS


		A1	BALL P	AD COR	NER							
Α	O RX0	O RX1	O RX3	O RX6	O TX1	O TX4	O TX7	O RX10	O RX12	O RX15	O TX10	О ТХ11
в	O clk	ODE	O RX2	O RX5	О тхо	О тхз	O TX6	O RX9	O RX13	O RX14	О тх9	О ^{ТХ12}
С	O FOi	O FE/HCLK	O reset	O RX4	O RX7	O TX2	О тх5	O RX8	O RX11	О ^{тхв}	О ^{ТХ13}	О ТХ14
D	O TMS	OWFPS	O TDI	O VCC	Ovcc	Ovcc	Ovcc	Ovcc	O VCC	O TX15	O RX16	O RX17
Е	O TD0	О тск	O trst	O VCC	O GND	O GND	O GND	O GND	O vcc	O RX19	O RX20	O RX21
F	O ds	Ocs	O R/W	Ovcc	O GND	O GND	O GND	O GND	Ovcc	O RX22	O RX23	O RX18
G	O A0	O A1	O A2	Ovcc	O GND	O GND	O GND	O GND	Ovcc	O TX16/ OEI10	O TX17/ OEI1	O TX18/ OEI2
н	O A3	O A4	O A5	O A14	O GND	O GND	O GND	O GND	Ovcc	OEII0 TX19/ OEI3	O TX20/ OEI4	OLIZ TX21/ OEI5
J	O A6	O A7	O A8	O D15	O vcc	O vcc	Ovcc	Ovcc	O GND	OEIS TX22/ OEI6	O RX24	OEIS TX23/ OEI7
к	O A9	O A10	\mathop{O}_{DTA}	O D9	O D6	O D3	O D0	O TX29/ OEI13	O TX26/ OEI10	OLIO RX27	O RX25	O RX26
L	O A11	O A12	O D12	O D11	O D7	O D4	O D1	O TX30/ OEI14	OE110 TX27/ OE111	O TX24/ OEI8	O RX28	O RX29
Μ	O A13	O D14	O D13	O D10	O D8	O D5	O D2	OEI14 OX31/ OEI15	OEIII TX28/ OEI12	OEI0 TX25/ OEI9	O RX31	O RX30
	1	2	3	4	5	6	7	8	9	10	11	12 5902 drw02

BGA: 1mm pitch, 13mm x 13mm (BC144-1, order code: BC) TOP VIEW

NOTES:

IC - Internal Connection, tie to Ground for normal operation.
 All I/O pins are 5V tolerant except for TMS, TDI and TRST.

PINCONFIGURATIONS (CONTINUED)



TQFP: 0.50mm pitch, 20mm x 20mm (DA144-1, order code: DA) TOP VIEW

NOTES:

- 1. IC Internal Connection, tie to Ground for normal operation.
- 2. All I/O pins are 5V tolerant except for TMS, TDI and TRST.

PINDESCRIPTION

SYMBOL	NAME	I/0	DESCRIPTION
GND	Ground.		Ground Rail.
Vcc	Vcc		+3.3 Volt Power Supply.
TX0-15	TX Output 0 to 15 (Three-state Outputs)	0	Serial data output stream. These streams may have a data rate of 2.048 Mb/s, 4.096 Mb/s, 8.192 Mb/s, or 16.384 Mb/s.
TX16-31/ OEI0-15	TX Output 16 to 31/ Output Enable Indication 0 to 15 (Three-state Outputs)	0	When all 32 output streams are selected via control register, these pins (TX16-31) are output streams 16 to 31 and may have a data rate of 2.048 Mb/s, 4.096 Mb/s, 8.192 Mb/s or 16.384 Mb/s. When output enable indication function is selected, these pins (OEI 0-15) reflect the active or three-state status for the corresponding, (TX0-15) output streams.
RX0-31	RX Input 0 to 31	Ι	Serial data input stream. These streams may have a data rate of 2.048 Mb/s, 4.096 Mb/s, 8.192 Mb/s, or 16.384 Mb/s.
F0i	Frame Pulse	Ι	This input accepts and automatically identifies frame synchronization signals formatted according to ST-BUS® and GCI specifications.
FE/HCLK	Frame Evaluation/ HCLK Clock	Ι	When the WFPS pin is LOW, this pin is the frame measurement input. When the WFPS pin is HIGH, the HCLK (4.096 MHZ clock) is required for frame alignment in the wide frame pulse (WFP) mode.
CLK	Clock	Ι	Serial clock for shifting data in/out on the serial streams (RX/TX 0-31).
TMS	Test Mode Select	Ι	JTAG signal that controls the state transitions of the TAP controller. This pin is pulled HIGH by an internal pull-up when not driven.
TDI	Test Serial Data In	Ι	JTAG serial test instructions and data are shifted in on this pin. This pin is pulled HIGH by an internal pull-up when not driven.
TDO	Test Serial Data Out	0	JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high-impedance state when JTAG scan is not enabled.
ТСК	Test Clock	Ι	Provides the clock to the JTAG test logic.
TRST	Test Reset	I	Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-reset state. This pin is pulled by an internal pull-up when not driven. This pin should be pulsed LOW on power-up, or held LOW, to ensure that the IDT72V71643 is in the normal functional mode.
RESET	Device Reset	I	This input (active LOW) puts the IDT72V71643 in its reset state that clears the device internal counters, registers and brings TX0-31 and microport data outputs to a high-impedance state. In normal operation, the RESET pin must be held LOW for a minimum of 100ns to reset the device.
WFPS	Wide Frame Pulse Select	Ι	When 1, enables the wide frame pulse (WFP) Frame Alignment interface. When 0, the device operates in ST-BUS [®] /GCI mode.
DS	Data Strobe	Ι	This active LOW input works in conjunction with \overline{CS} to enable the read and write operations.
R/W	Read/Write	Ι	This input controls the direction of the data bus lines during a microprocessor access.
CS	Chip Select	Ι	Active LOW input used by a microprocessor to activate the microprocessor port of IDT72V71643.
A0-14	Address Bus 0 to 14	Ι	These pins allow direct access to Connection Memory, Data Memory and internal control registers.
D0-15	Data Bus 0-15	I/O	These pins are the data bits of the microprocessor port.
DTA	Data Transfer Acknowledgment	0	This active LOW signal indicates that a data bus transfer is complete. When the bus cycle ends, this pin drives HIGH and then goes high-impedance, allowing for faster bus cycles with a weaker pull-up resistor. A pull-up resistor is required to hold a HIGH level when the pin is in high-impedance.
ODE	Output Drive Enable		This is the output enable control for the TX0-31 serial outputs. When ODE input is LOW and the OSB bit of the IMS register is LOW, TX0-31 are in a high-impedance state. If this input is HIGH, the TX0-31 output drivers are enabled. However, each channel may still be put into a high-impedance state by using the per channel control bit in the Connection Memory.

DESCRIPTION (CONTINUED)

The IDT72V71643 is capable of switching up to 4,096 x 4,096 channels without blocking. Designed to switch 64 Kbit/s PCM or N x 64 Kbit/s data, the device maintains frame integrity in data applications and minimizes throughput delay for voice applications on a per channel basis.

The serial input streams (RX) and serial output streams (TX) of the IDT72V71643 can be run up to 16.384 Mb/s allowing 256 channels per $125\mu s$ frame. Depending on the input and output data rates the device can support up to 32 serial streams.

With two main operating modes, Processor mode and Connection Mode, the IDT72V71643 can easily switch data from incoming serial streams (Data Memory) or from the controlling microprocessor (Connection Memory). As control and status information is critical in data transmission, the Processor mode is especially useful when there are multiple devices sharing the input and output streams.

With three main configuration modes, Regular, Mux/Demux, and Split mode the IDT72V71643 is designed to work in a mixed data-rate environment. In Mux/Demux mode, all of the input streams work at one data rate and the output streams at another. Depending on the configuration, more or less serial streams will be available on the inputs or outputs to maintain a non-blocking switch. In Split Mode, half of the input streams are set at one rate, while the other half are set to another rate. In this mode, both input and output streams are symmetrical.

With data coming from multiple sources and through different paths, data entering the device is often delayed. To handle this problem, the IDT72V71643 has a frame evaluation feature to allow individual streams to be offset from the frame pulse in half clock-cycle intervals up to +4.5 clock cycles for speeds up to 8 Mb/s or +2.5 clock cycles for 16 Mb/s. (See Table 8 for maximum allowable skew).

The IDT72V71643 also provides a JTAG test access port, an internal loopback feature, memory block programming, a simple microprocessor interface and automatic ST-BUS[®]/GCI sensing to shorten setup time, aid in debugging and ease use of the device without sacrificing capabilities.

FUNCTIONAL DESCRIPTION

DATA AND CONNECTION MEMORY

All data that comes in through the RX inputs go through a serial-to-parallel conversion before being stored into internal Data Memory. The 8 KHz frame pulse (F0i) is used to mark the 125 μ s frame boundaries and to sequentially address the input channels in Data Memory. The Data Memory is only written by the device from the RX streams and can be read from either the TX streams or the microprocessor.

Data output on the TX streams may come from either the Serial Input Streams (Data Memory) or from the microprocessor (Connection Memory). In the case that RX input data is to be output, the addresses in Connection Memory are used to specify a stream and channel of the input. The Connection Memory is setup in such a way that each location corresponds to an output channel for each particular stream. In that way, more than one channel can output the same data. In Processor mode, the microprocessor writes data to the Connection Memory locations corresponding to the stream and channel that is to be output. The lower byte (8 least significant bits) of the Connection Memory is output every frame until the microprocessor changes the data or mode of the channel. By using this Processor mode capability, the microprocessor can access input and output time-slots on a per channel basis.

The most significant bits of the Connection Memory are used to control per channel functions such as Processor mode, Constant or Variable Delay mode, three-state of output drivers, and the Loopback function.

OPERATING MODES

In addition to Regular mode where input and output streams are operating at the same rate, the IDT72V71643 incorporates a rate matching function in two different modes: Split mode and Mux/Demux mode. In Split mode some of the input streams are set at one rate, while others are set to another rate. Both input and output streams are symmetrical. In Mux/Demux mode, all input streams are operating at the same rate, while output streams are operating at a different rate. All configurations are non-blocking. These two modes can be entered by setting the DR3-0 bits in the Control Register, see Table 5.

OUTPUT IMPEDANCE CONTROL

In order to put all streams in three-state, all per-channel three-state control bits in the Connection Memory are set (MOD0 and MOD1 = 1) or both the ODE pin and the OSB bit of the Control Register must be zero. If any combination other than 0-0, for the ODE pin and the OSB bit, is used, the three-state control of the streams will be left to the state of the MOD1 and MOD0 bits of the Connection Memory. The IDT72V71643 incorporates a memory block programming feature to facilitate three-state control after reset. See Table 1 for Output High-Impedance Control.

SERIAL DATA INTERFACE TIMING

When a 16Mb/s serial data rate is required, the master clock frequency will be running at 16.384MHz resulting in a single-bit per clock. For all other cases, 2Mb/s, 4Mb/s, and 8Mb/s, the master clock frequency will be twice the fastest data rate on the serial streams. Use Table 5 to determine clock speed and DR3-0 bits in the Control Register to setup the device. The IDT72V71643 provides two different interface timing modes, ST-BUS® or GCI. The IDT72V71643 automatically detects the presence of an input frame pulse and identifies it as either ST-BUS® or GCI.

In ST-BUS[®], when running at 16.384MHz, data is clocked out on the falling edge and is clocked in on the subsquent rising-edge. At all other data rates, there are two clock cycles per bit and every second falling edge of the master clock marks a bit boundary and the data is clocked in on the rising edge of CLK, three quarters of the way into the bit cell. See Figure 17 for timing.

In GCI format, when running at 16.384MHz, data is clocked out on the rising edge and is clocked in on the subsquent falling edge. At all other data rates, there are two clock cycles per bit and every second rising edge of the master clock marks the bit boundary and data is clocked in on the falling edge of CLK at three quarters of the way into the bit cell. See Figure 18 for timing.

INPUT FRAME OFFSET SELECTION

Input frame offset selection allows the channel alignment of individual input streams to be offset with respect to the output stream channel alignment (i.e. F0i). Although input data is synchronous, delays can be caused by variable path serial backplanes and variable path lengths, which may be implemented in large centralized and distributed switching systems. Because data is often delayed this feature is useful in compensating for the skew between clocks.

Each input stream can have its own delay offset value by programming the frame input offset registers (FOR, Table 7). The frame offset shown is a function of the data rate, and can be as large as +4.5 master clock (CLK) periods forward with a resolution of $\frac{1}{2}$ clock period. To determine the maximum offset allowed see Table 8.

SERIAL INPUT FRAME ALIGNMENT EVALUATION

The IDT72V71643 provides the frame evaluation (FE) input to determine different data input delays with respect to the frame pulse F0i. Setting the start frame evaluation (SFE) bit low for at least one frame starts a measurement cycle.

IDT72V71643 3.3V TIME SLOT INTERCHANGE DIGITAL SWITCH 4,096 x 4,096

When the SFE bit in the Control Register is changed from low to high, the evaluation starts. Two frames later, the complete frame evaluation (CFE) bit of the frame alignment register (FAR) changes from low to high to signal that a valid offset measurement is ready to be read from bits 0 to 11 of the FAR register. The SFE bit must be set to zero before a new measurement cycle is started.

In ST-BUS[®] mode, the falling edge of the frame measurement signal (FE) is evaluated against the falling edge of the ST-BUS[®] frame pulse. In GCI mode, the rising edge of FE is evaluated against the rising edge of the GCI frame pulse. See Table 6 and Figure 6 for the description of the frame alignment register.

MEMORY BLOCK PROGRAMMING

The IDT72V71643 provides users with the capability of initializing the entire Connection Memory block in two frames. To set bits 15 to 13 of every Connection Memory location, first program the desired pattern in bits 9 to 7 of the Control Register.

Setting the memory block program (MBP) bit of the control register high enables the block programming mode. When the block programming enable (BPE) bit of the Control Register is set to high, the block programming data will be loaded into the bits 15 to 13 of every Connection Memory location. The other Connection Memory bits (bit 12 to bit0) are loaded with zeros. When the memory block programming is complete, the device resets the BPE bit to zero.

LOOPBACK CONTROL

The loopback control (LPBK) bit of each Connection Memory location allows the TX output data to be looped backed internally to the RX input for diagnostic purposes.

If the LPBK bit is high, the associated TX output channel data is internally looped back to the RX input channel (i.e., data from TXn channel m routes to the RXn channel m internally); if the LPBK bit is low, the loopback feature is disabled. For proper per-channel loopback operation, the contents of frame delay offset registers must be set to zero and the device must be in regular switch mode (DR3-0 = 0x0, 0x1 or 0x2).

DELAY THROUGH THE IDT72V71643

The switching of information from the input serial streams to the output serial streams results in a throughput delay. The device can be programmed to perform time-slot interchange functions with different throughput delay capabilities on a per-channel basis. For voice applications, Variable throughput delay is best as it ensures minimum delay between input and output data. In wideband data applications, Constant throughput delay is best as the frame integrity of the information is maintained through the switch.

The delay through the device varies according to the type of throughput delay selected in the MOD1 and MOD0 bits of the Connection Memory.

VARIABLE DELAY MODE (MOD1-0 = 0x0)

In this mode, the delay is dependent only on the combination of source and destination serial stream speed. Although the minimum delay achievable is dependent on the input and output serial stream speed, if data is switched out +3 channels of the slowest data rate, the data will be switched out in the same frame except if the input and output data rates are both 16 Mb/s (DR3-0=0x3). (See Figure 2 for example).

For example, given the input data rate is 2 Mb/s and the output data rate is 8 Mb/s, input channel CH0 can be switch out by output channel CH12. In the above example the input streams are slower than the output streams. Also, for every 2 Mb/s time slot there are four 8 Mb/s time slots, thus a three 2 Mb/s channel

delay equates to 12 output channel time slots. See Figure 2 for this example and other examples of minimum delay to guarantee transmission in the same frame.

CONSTANT DELAY MODE (MOD1-0 = 0x1)

In this mode, frame integrity is maintained in all switching configurations by making use of a multiple Data Memory buffer. Input channel data is written into the Data Memory buffers during frame n will be read out during frame n+2. Figure 1 shows examples of Constant Delay mode.

MICROPROCESSOR INTERFACE

The IDT72V71643's microprocessor interface looks like a standard RAM interface to improve integration into a system. With a 15-bit address bus and a 16-bit data bus, read and writes are mapped directly into Data and Connection memories and require only one Master Clock cycle to access. By allowing the internal memories to be randomly accessed in one cycle, the controlling microprocessor has more time to manage other peripheral devices and can more easily and quickly gather information and setup the switch paths.

Table 2 shows the mapping of the addresses into internal memory blocks, Table 3 shows the Control Register information and Figure 13 and Figure 14 shows asynchronous and synchronous microprocessor accesses.

MEMORY MAPPING

The address bus on the microprocessor interface selects the internal registers and memories of the IDT72V71643. The two most significant bits of the address select between the registers, Data Memory, and Connection Memory. If A14 and A13 are HIGH, A12-A0 are used to address the Data Memory (Read Only). If A14 is HIGH and A13 is LOW, A12-A0 are used to address Connection Memory (Read/Write). If A14 is LOW and A13 is HIGHA12-A9 are used to select the Control Register, Frame Alignment Register, and Frame Offset Registers. See Table 2 for mappings.

CONTROL REGISTER

As explained in the Serial Data Interface Timing and Switching Configurations sections, after system power-up, the Control Register should be programmed immediately to establish the desired switching configuration.

The data in the Control Register consists of the Memory Block Programming bit (MBP), the Block Programming Data (BPD) bits, the Begin Block Programming Enable (BPE), the Output Stand By (OSB), Start Frame Evaluation (SFE), and Data Rate Select bits (DR 3-0). As explained in the Memory Block Programming section, the BPE begins the programming if the MBP bit is enabled. This allows the entire Connection Memory block to be programmed with the Block Programming Data bits.

CONNECTION MEMORY CONTROL

If the ODE pin or the OSB bit is high, the MOD1-0 bits of each Connection Memory location controls the output drivers. See Table 1 for detail. The Processor Channel (PC) mode is entered by a 1-0 of the MOD1-0 of the Connection Memory. In Processor Channel Mode, this allows the microprocessor to access TX output channels. Once the MOD1-0 bits are set, the lower 8 bits of the Connection Memory will be output on the TX serial streams. Also controlled in the Connection Memory is the Variable Delay mode or Constant Delay mode. Each Connection Memory location allows the per-channel selection between Variable and Constant throughput Delay modes and Processor mode. If the LPBK bit is high, the associated TX output channel data is internally looped back to the RX input channel (i.e., RXn channel m data comes from the TXn channel m). If the LPBK bit is low, the loopback feature is disabled. For proper per-channel loopback operation, the contents of the frame delay offset registers must be set to zero and the device must be in regular switch mode (DR3-0 = 0x0, 0x1 or 0x2).

OUTPUT ENABLE INDICATION

The IDT72V71643 has the capability to indicate the state of the outputs (active or three-state) by enabling the Output Enable Indication (OEI) in the control register. In the OEI mode however, only half of the output streams are available. If this same capability is desired with all 32 streams, this can be accomplished by using two IDT72V71643 devices. In one device, the All Output Enable (AOE) bit is set to a one while in the other the AOE is set to zero. In this way, one device

acts as the switch and the other as a three-state control device. See Figure 8. It is important to note if the TSI device is programmed for AOE and the OEI is also set, the device will be in the AOE mode not OEI.

INITIALIZATION OF THE IDT72V71643

After power up, the IDT72V71643 should be reset. During reset, the internal registers are put into their default state and all TX outputs are put into three-state. After reset however, the state of Connection Memory is unknown. As such, the outputs should be put in high-impedance by holding the ODE low. While the ODE is low, the microprocessor can initialize the device, program the active paths, and disable unused outputs by programming the OE bit in Connection Memory. Once the device is configured, the ODE pin (or OSB bit depending on initialization) can be switched.

TABLE 1 — OUTPUT HIGH-IMPEDANCE CONTROL Impedance control

MOD1-0 BITS IN CONNECTION MEMORY	ODE PIN	OSB BIT IN CONTROL REGISTER	OUTPUT DRIVER STATUS
1 and 1	Don't Care	Don'tCare	Per Channel High-Impedance
Any, other than 1 and 1	0	0	High-Impedance
Any, other than 1 and 1	0	1	Enable
Any, other than 1 and 1	1	0	Enable
Any, other than 1 and 1	1	1	Enable

TABLE 2 — INTERNAL REGISTER AND ADDRESS MEMORY MAPPING

A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0	R/W	Location
1	1	STA4	STA3	STA2	STA1	STA0	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0	R	Data Memory
1	0	STA4	STA3	STA2	STA1	STA0	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0	R/W	Connection Memory
0	1	0	0	0	0	х	х	х	Х	х	х	х	х	Х	R/W	Control Register
0	1	0	0	0	1	Х	х	х	Х	х	х	х	х	Х	R	Frame Align Register
0	1	0	0	1	0	х	х	х	Х	х	х	х	х	Х	R/W	FOR0
0	1	0	0	1	1	х	х	х	Х	х	х	х	х	х	R/W	FOR1
0	1	0	1	0	0	Х	х	х	Х	х	х	х	х	Х	R/W	FOR2
0	1	0	1	0	1	Х	х	х	Х	х	х	х	х	х	R/W	FOR3
0	1	0	1	1	0	Х	х	х	Х	х	х	х	х	Х	R/W	FOR4
0	1	0	1	1	1	х	х	х	Х	х	х	х	х	Х	R/W	FOR5
0	1	1	0	0	0	Х	х	х	Х	х	х	х	х	Х	R/W	FOR6
0	1	1	0	0	1	х	х	х	х	х	х	х	х	х	R/W	FOR7

IDT72V71643 DIGITAL SWI	3.3V T TCH 4	IME SI ,096 x	OT IN 4,096	ITER	СНА	NGE												С	OM	MERO	CIALT	EMP	ERATU	IRE
DR3-0	= Dн	2 Mb/	$s \rightarrow 4$	Mb/s																				
	◀—	1 Fran	ne(125	µsec)		-	←	1 Fra	me(12	25µse	ec)		←	1 Fr	ame	(125µ	usec)							
RX 2 Mb/s	A		••••		(2	·																	
TX 4 Mb/s			• • •	•									Q ⁽¹⁾		••	••			A ⁽²⁾					
DR3-0	= 9 H	2 Mb/						1 Ero	mo (1)	25.1.00				1 ⊑.		(105)								
		1 Fram				Q	-	IFIA	me(12	20μ56	ec)		◀	IFI	ame	(125	isec)		►					
RX 2 Mb/s	A		•••	•		Q																		
TX 16 Mb/s			••••										Q(1)	••	• •		A ⁽²⁾						
NOTES: 1. Timeslot Q – 2. Timeslot A –	— 2 Fra — 3 Frai	mes — nes - 1	output	um de chann	lay. el pe	riod —				onsta	nnt L	Delay	Mode	Exan	nple	s								
DR3-0 DR3-0																								
	1 Char	nnel @ 2	2 Mb/s																				_	
RX 2 Mb/s		A				В			С				D				E				F			
	1 Chanr ←→	nel @ 8 I	Mb/s																					
TX 8 Mb/s												A ^(1,2)												
DR3-0 DR3-0	= Fн	16 Mb 16 Mb anel @ 1	$s \rightarrow b$	8 Mb/s																				
RX 16 Mb/s	A		В		(С		D		Е		F			G		Η					J		
	1 Cha	annel @	8 Mb/s	-																			_	
TX 8 Mb/s															A	or B	1,2)			(C or D			
DR3-0	= 3 H ^{(3,4}) 16 N	1b/s →	• 16 M	lb/s																			
RX 16 Mb/s	A	В	С	D		E	F	G	Н			J	К	L		М	Ν	0		Р	Q	R		
												P		1							1		_	
TX 16 Mb/s								A	В		B	В	A						[

RANGE

NOTES:

- 1. If data is switched at least +3 channel periods of the slower data rate, the data will transmit out in the same frame except if the input and output data rates are both 16 Mb/s (DR3-0 = 0x3).
- 2. Delay is a function of input channel and output channel combinations, and input and output stream data rate.
- 3. See switching mode table for input and output speed combinations.
- 4. When the input and output data rates are both 16 Mb/s, the minimum delay achievable is 6 time slots.

Figure 2. Variable Delay Mode Examples

TABLE 3 – CONTROL REGISTER (CR) BITS


ResetVa	alue: 4000н.											
15	14 13 12	11 10 9 8 7 6 5 4 3 2 1 0										
SRS	OEI OEP AOE	MBP 0 BPD2 BPD1 BPD0 BPE OSB SFE DR3 DR2 DR1 DR0										
Bit	Name	Description										
15	Reset (Software Reset)	A one will reset the device and have the same effect as of the RESET pin. Must be zero for normal operation.										
14	OEI (Output Enable Indication)	When 1, TX16-31/OEI0-15 will behave as OEI0-15. These outputs will reflect the active or high-impedance state of the corresponding output data streams TX0-15. When 0, TX16-31/OEI0-15 will behave as TX16-31 and react in the same way as TX0-15.										
13	OEPOL (Output Enable Polarity)	When 1, a one on OEI pin denotes an active state on the output data stream; zero on OEI pin denotes high-impedance state. When 0, a one denotes high-impedance and a zero denotes an active state.										
12	AOE	When 1, TX0-31 will behave as OEI0-31 accordingly. These outputs will reflect the active or high-impedance state of the corresponding output data streams (TX0-31) in another IDT72V71643 if programmed identically.										
11	MBP (Memory Block Program)	When 1, the Connection Memory block programming feature is ready for the programming of Connection Memory high bits, bit 13 to bit 15. When 0, this feature is disabled.										
10	Unused	Must be zero for normal operation.										
9-7	BPD2-0 (Block Programming Data)	These bits carry the value to be loaded into the Connection Memory block whenever the memory block programming feature is activated. After the MBP bit in the control register is set to 1 and the BPE bit is set to 1, the contents of the bits BPD2-0 are loaded into bit 15 and 13 of the Connection Memory. Bit 12 to bit 0 of the Connection Memory are set to 0.										
6	BPE (Begin Block Programming Enable)	A zero to one transition of this bit enables the memory block programming function. The BPE and BPD2-0 bits in the CR register have to be defined in the same write operation. Once the BPE bit is set HIGH, the device requires two frames to complete the block programming. After the programming function has finished, the BPE bit returns to zero to indicate the operation is completed. When the BPE=1, the other bit in the control register must not be changed for two frames to ensure proper operation.										
5	OSB (Output Stand By)	When ODE=0 and OSB=0, the output drivers of transmit serial streams are in high-impedance mode. When ODE=1 or OSB=1, the output serial stream drivers function normally.										
4	SFE (Start Frame Evaluation)	A zero to one transition in this bit starts the frame evaluation procedure. When the CFE bit in the FAR register changes from zero to one, the evaluation procedure stops. To start another frame evaluation cycle, set this bit to zero for at least one frame.										
3-0	DR3-0	Input/Output data rate selection. See Table 5 for detailed programming.										

TABLE 4-CONNECTION MEMORY BITS


15 LPE	5 14 13 12 3K MOD1 MOD0 SAB4	11 10 9 8 7 6 5 4 3 2 1 0 SAB3 SAB2 SAB1 SAB0 CAB7 CAB6 CAB5 CAB4 CAB3 CAB2 CAB1 CAB0									
Bit	Name	Description									
15	15 LPBK (Per Channel Loopback) When 1, the RX n channel m data comes from the TX n channel m. For proper per channel loopback operations, set the offset register bits OFn[2:0] to zero for the streams which are in the loopback mode. This feature is offered only when DR3-0 = 0000, 0001 or 0010 is selected via the control register.										
14,13	MOD1-0 (Switching Mode Selection)	MOD1MOD0MODE00Variable Delay mode01Constant Delay mode10Processor mode11Output High-Impedance									
12-8	SAB4-0 (Source Stream Address Bits)	The binary value is the number of the data stream for the source of the connection. Unused SAB bits must be zero for proper operation.									
7-0	CAB7-0 (Source Channel Address Bits)	The binary value is the number of the channel for the source of the connection. Unused CAB bits must be zero for proper operation.									

TABLE 5 — SWITCH MODES

Switching		Con	trol Bits		Data Ra	ate bits/s	Clock Rate
Mode	DR3	DR2	DR1	DR0	Receive Streams	Transmit Streams	MHz
	0	0	0	0	2 M on RX0-31	2 M on TX0-31	4
Regular	0	0	0	1	4 M on RX0-31	4 M on TX0-31	8
	0	0	1	0	8 M on RX0-31	8 M on TX0-31	16
	0	0	1	1	16 M on RX0-15	16 M on TX0-15	16
	0	1	0	0	2 M on RX0-31	8 M on TX0-7	16
	0	1	0	1	8 M on RX0-7	2 M on TX0-31	16
	0	1	1	0	4 M on RX0-31	8 M on TX0-15	16
Mux/Demux	0	1	1	1	8 M on RX0-15	4 M on TX0-31	16
	1	0	0	0	16 M on RX0-3	2 M on TX0-31	16
	1	0	0	1	2 M on RX0-31	16 M on TX0-3	16
	1	0	1	0	16 M on RX0-15	8 M on TX0-31	16
	1	0	1	1	8 M on RX0-31	16 M on TX0-15	16
	1	1	0	0	2 M on RX0-15;	2 M on TX0-15;	16
					8 M on RX16-31	8 M on TX16-31	
	1	1	0	1	2 M on RX0-15;	2 M on TX0-15;	8
Split					4 M on RX16-31	4 M on TX16-31	
	1	1	1	0	4 M on RX0-15;	4 M on TX0-15;	16
					8 M on RX16-31	8 M on TX16-31	
	1	1	1	1	8 M on RX0-15;	8 M on TX0-15;	16
					16 M on RX16-23	16 M on TX16-23	














Figure 5. Split Mode

TABLE 6 — FRAME ALIGNMENT REGISTER (FAR) BITS

Re	setValue:	0000н.								
15	14 13	12 11 10 9 8 7 6 5 4 3 2 1	0							
0	0 0	CFE FD11 FD10 FD9 FD8 FD7 FD6 FD5 FD4 FD3 FD2 FD1 F	DO							
Bit	Name	Description								
15-13	Unused	Will be zero when read.								
12	CFE (Complete Frame Evaluation)	When CFE = 1, the frame evaluation is completed and bits FD10 to FD0 bits contains a valid frame alignment offset. zero, when SFE bit in the CR register is changed from 1 to 0.	This bit is reset to							
11										
10-0 FD10-0 The binary value expressed in these bits refers to the measured input offset value. These bits are rest to zero when the SFE bit of the (Frame Delay Bits) CR register changes from 1 to 0. (FD10 – MSB, FD0 – LSB)										





5902 drw07

TABLE 7 — FRAME INPUT OFFSET REGISTER (FOR) BITS

Reset Value:	0000⊬ for all FOR registers.	
15 14 13	12 11 10 9 8 7 6 5 4 3 2 1 0	
OF32 OF31 OF	DLE3 OF22 OF21 OF20 DLE2 OF12 OF11 OF10 DLE1 OF02 OF01 OF00 DLE0	
	FOR0 Register	
15 14 13	12 11 10 9 8 7 6 5 4 3 2 1 0	_
OF72 OF71 OF	DLE7 OF62 OF61 OF60 DLE6 OF52 OF51 OF50 DLE5 OF42 OF41 OF40 DLE4	
	FOR1 Register	
15 14 13	12 11 10 9 8 7 6 5 4 3 2 1 0	_
OF112 OF111 OF	D DLE11 OF102 OF101 OF100 DLE10 OF92 OF91 OF90 DLE9 OF82 OF81 OF80 DLE8	
	FOR2 Register	
15 14 13	12 11 10 9 8 7 6 5 4 3 2 1 0	_
OF312 OF311 OF3	D DLE31 OF142 OF141 OF140 DLE14 OF132 OF131 OF130 DLE13 OF122 OF121 OF120 DLE12	2
15 14 13	FOR3 Register 12 11 10 9 8 7 6 5 4 3 2 1 0	_
OF192 OF191 OF		5
15 14 1:	FOR4 Register 12 11 10 9 8 7 6 5 4 3 2 1 0	
OF232 OF231 OF2	D DLE23 OF222 OF221 OF220 DLE22 OF212 OF212 OF211 OF210 DLE21 OF202 OF201 OF200 DLE20	,
15 14 13	12 11 10 9 8 7 6 5 4 3 2 1 0	
OF272 OF271 OF2	D DLE27 OF262 OF261 OF260 DLE26 OF252 OF251 OF250 DLE25 OF242 OF241 OF240 DLE24	۰ ٦
	FOR6 Register	
15 14 1;	12 11 10 9 8 7 6 5 4 3 2 1 0	
OF312 OF311 OF3	D DLE31 OF302 OF301 OF300 DLE30 OF292 OF291 OF290 DLE29 OF282 OF281 OF280 DLE28	3
	FOR7 Register	_
Name ⁽¹⁾	Description	
OFn2, OFn1, OFn0 (Offset Bits 2, 1 & 0)	These three bits define how long the serial interface receiver takes to recognize and store bit 0 from the RX input pin: i.e., to s The input frame offset can be selected to +4.5 clock periods from the point where the external frame pulse input signal is app input of the device. See Figure 7.	
DLEn	ST-BUS® mode: DLEn = 0, if clock rising edge is at the ¾ point of the bit cell. (Data Latch Edge) DLEn = 1, if when clock falling edge is at the ¾ of the bit cell.	
	GCI mode: DLEn = 0, if clock falling edge is at the ¾ point of the bit cell. DLEn = 1, if when clock rising edge is at the ¾ of the bit cell.	

NOTE:

1. n denotes an input stream number from 0 to 31.

TABLE 8 — MAXIMUM ALLOWABLE SKEW

Switching		Contr	olBits		Data Ra	ate bits/s	Maximum
Mode	DR3	DR2	DR1	DR0	Receive Streams	Transmit Streams	allowable skew
	0	0	0	0	2 M on RX0-31	2 M on TX0-31	+4.5
Regular	0	0	0	1	4 M on RX0-31	4 M on TX0-31	+4.5
	0	0	1	0	8 M on RX0-31	8 M on TX0-31	+4.5
	0	0	1	1	16 M on RX0-15	16 M on TX0-15	+2.5
	0	1	0	0	2 M on RX0-31	8 M on TX0-7	+1.5
	0	1	0	1	8 M on RX0-7	2 M on TX0-31	+4.5
	0	1	1	0	4 M on RX0-31	8 M on TX0-15	+1.5
Mux/Demux	0	1	1	1	8 M on RX0-15	4 M on TX0-31	+4.5
	1	0	0	0	16 M on RX0-3	2 M on TX0-31	+2.5
	1	0	0	1	2 M on RX0-31	16 M on TX0-3	+1.5
	1	0	1	0	16 M on RX0-15	8 M on TX0-31	+4.5
	1	0	1	1	8 M on RX0-31	16 M on TX0-15	+4.5
	1	1	0	0	2 M on RX0-15;	2 M on TX0-15;	+1.5
					8 M on RX16-31	8 M on TX16-31	+4.5
	1	1	0	1	2 M on RX0-15;	2 M on TX0-15;	+1.5
Split					4 M on RX16-31	4 M on TX16-31	+4.5
	1	1	1	0	4 M on RX0-15;	4 M on TX0-15;	+1.5
					8 M on RX16-31	8 M on TX16-31	+4.5
	1	1	1	1	8 M on RX0-15;	8 M on TX0-15;	+4.5
					16 M on RX16-23	16 M on TX16-23	+2.5

TABLE 9 — OFFSET BITS (OFN2, OFN1, OFN0, DLEN) & FRAME DELAY BITS (FD11, FD2-0)

Input Stream			nt Result from Delay Bits				ponding et Bits	
Offset	FD11	FD2	FD1	FD0	OFn2	OFn1	OFn0	DLEn
No clock period shift (Default)	1	0	0	0	0	0	0	0
+ 0.5 clock period shift	0	0	0	0	0	0	0	1
+ 1.0 clock period shift	1	0	0	1	0	0	1	0
+ 1.5 clock period shift	0	0	0	1	0	0	1	1
+ 2.0 clock period shift	1	0	1	0	0	1	0	0
+ 2.5 clock period shift	0	0	1	0	0	1	0	1
+ 3.0 clock period shift	1	0	1	1	0	1	1	0
+ 3.5 clock period shift	0	0	1	1	0	1	1	1
+ 4.0 clock period shift	1	1	0	0	1	0	0	0
+ 4.5 clock period shift	0	1	0	0	1	0	0	1

NOTE:

1. See Table 8 for maximum allowable offsets.




Figure 7. Examples for Input Offset Delay Timing in 16 Mb/s mode




Figure 7. Examples for Input Offset Delay Timing in 8 Mb/s, 4 Mb/s and 2 Mb/s mode (Continued)

IDT72V71643 3.3V TIME SLOT INTERCHANGE DIGITAL SWITCH 4,096 x 4,096

JTAG SUPPORT

The IDT72V71643 JTAG interface conforms to the Boundary-Scan standard IEEE-1149.1. This standard specifies a design-for-testability technique called Boundary-Scan test (BST). The operation of the boundary-scan circuitry is controlled by an external test access port (TAP) Controller.

TEST ACCESS PORT (TAP)

The Test Access Port (TAP) provides access to the test functions of the IDT72V71643. It consists of three input pins and one output pin.

•Test Clock Input (TCK)

TCK provides the clock for the test logic. The TCK does not interfere with any on-chip clock and thus remain independent. The TCK permits shifting of test data into or out of the Boundary-Scan register cells concurrently with the operation of the device and without interfering with the on-chip logic.

•Test Mode Select Input (TMS)

The logic signals received at the TMS input are interpreted by the TAP Controller to control the test operations. The TMS signals are sampled at the rising edge of the TCK pulse. This pin is internally pulled to VCC when it is not driven from an external source.

•Test Data Input (TDI)

Serial input data applied to this port is fed either into the instruction register or into a test data register, depending on the sequence previously applied to the TMS input. Both registers are described in a subsequent section. The received input data is sampled at the rising edge of TCK pulses. This pin is internally pulled to VCC when it is not driven from an external source.

•Test Data Output (TDO)

Depending on the sequence previously applied to the TMS input, the contents of either the instruction register or data register are serially shifted out towards the TDO. The data out of the TDO is clocked on the falling edge of the TCK pulses. When no data is shifted through the boundary scan cells, the TDO driver is set to a high-impedance state.

•Test Reset (TRST)

Reset the JTAG scan structure. This pin is internally pulled to Vcc.

INSTRUCTION REGISTER

In accordance with the IEEE-1149.1 standard, the IDT72V71643 uses public instructions. The IDT72V71643 JTAG Interface contains a two-bit instruction register. Instructions are serially loaded into the instruction register from the TDI when the TAP Controller is in its shifted-IR state. Subsequently, the instructions are decoded to achieve two basic functions: to select the test data register that may operate while the instruction is current, and to define the serial test data register path, which is used to shift data between TDI and TDO during data register scanning.

Value	Instruction
00	EXTEST
11	BYPASS
01 or 10	SAMPLE/PRELOAD

JTAG Instruction Register Decoding

TEST DATA REGISTER

As specified in IEEE-1149.1, the IDT72V71643 JTAG Interface contains two test data registers:

•The Boundary-Scan register

The Boundary-Scan register consists of a series of Boundary-Scan cells arranged to form a scan path around the boundary of the IDT72V71643 core logic.

The Bypass Register

The Bypass register is a single stage shift register that provides a one-bit path from TDI to its TDO. The IDT72V71643 boundary scan register bits are shown in Table 10. Bit 0 is the first bit clocked out. All three-state enable bits are active high.

TABLE 10—BOUNDARY SCAN REGISTER BITS

Device Pin Three-State Control Output Scan Cell Input Scan Cell Device Pin Three-State Control Output Scan Cell Input Scan Cell Scan		Bounda	ary Scan Bit 0 to	bit 168		Bounda	ary Scan Bit 0 to	bit 168
Control Scan Cell	Device Pin				Device Pin			-
PESET 1 PX26 94 94 CLK 2 PR0 95 95 95 FB0 3 TX20EI7 97 96 95 DS 6 7 TX210EI5 101 102 7 RW 8 7 TX210EI5 101 102 7 A0 9 7 TX100EI1 106 106 111 112 A4 13 12 FX26 99 100 104 110 111 112 113 1111 1111 1111		Control		Scan Cell		Control		Scan Cell
CLK 2 PX26 96 FEMCLK 3 7 100 102 7 7 7 7 7 7 7 7 7 7 106 100 104 104 104 104 104 104 111 113 7 7 116 7 7 116 7 111 112 113 114 114 114 114 114 114 116 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>								
PX24 96 FEH-CLK 4 WFPS 5 DS 6 CS 7 RWW 8 A0 9 A1 100 A2 11 A3 12 RWW 8 A4 13 A5 14 A4 13 A5 14 RW7 16 A8 11 A4 13 A5 14 RX21 111 A4 13 A5 14 RX17 116 RX17 116 RX17 118 RX17 118 RX1 120 X11 20 A11 20 A12 21 X11 22 X11 23 A13 22 A14 23								
1.02.K 4 7 97 98 7 DS 6 7 7 72/10/E15 101 102 R/W 8 7 7 72/10/E15 103 104 R/W 8 7 7 7 7 7 7 R/W 8 7 7 7 7 7 108 104 A0 9 7 7 7 7 108 111 112 113 114 112 114 114 114 112 114 <								
PERINCIA 4 7<						07	08	90
WPCS C 5 DS 6 CS 7 R/W 8 A0 9 A1 100 A2 111 A3 122 A4 133 A4 133 A4 133 A5 111 A5 113 A6 113 A6 114 RX20 116 RX18 116 RX18 116 RX19 117 A6 122 A1 20 A1 20 A10 122 A11 20 TX18021 122 TX14 123 A12 21 TX14 123 A12 24 TV14 133 D15 25 26 TX14 123 124 A12 24								
LDS - 6 CS - 7 R/W - 8 A0 - 9 A1 - 11 A2 - 111 A3 - 122 A4 - 13 A5 - 14 A6 - 14 A6 - 15 RX19 - 116 A6 - 15 RX17 - 16 RX18 - 117 A7 - 16 RX18 - 119 A9 - 18 A10 - 19 X11 22 717 RX17 - 120 A11 - 24 DTX - 24 DTX - 24 D13 31 32 33 D14 28								
R/W 8 A0 9 A1 10 A2 11 A3 12 A4 13 A5 14 A6 15 A7 16 R/W 114 A6 15 A7 16 A8 17 A8 17 A1 20 A1 21 A7 16 RX18 117 A8 17 A10 19 A11 20 A12 21 X13 122 A13 22 A14 23 DTA 24 D15 25 26 D14 28 29 D13 31 32 33 D14 28 29 D15 25 26 7 D4								
A0 9 10 10 10 A1 11 12 11 11 12 A3 11 12 RX2 11 113 A4 13 RX2 116 111 112 113 A5 14 RX2 116 116 116 117 116 117 116 117 116 117 116 117 117 116 117 117 117 117 117 118 117 117 117 117 117 117 117 117 117 117 117 117 117 118 117 117 117 117 118 117 118 117 117 118 117 118 117 118 117 117 120 117 118 117 118 117 110 110 110 110 110 110 110 110 110 110 110					TX19/OEI3			
A1 I I III III III A2 11 11 RX160CEI0 111 112 A3 12 RX23 111 111 113 A3 12 RX23 111 112 113 A4 13 RX21 111 112 114 A6 15 RX18 116 RX18 116 A6 17 RX17 119 117 RX17 119 A7 16 RX18 124 120 120 A10 19 RX16 120 120 120 A11 20 TX14 123 124 120 A11 21 TX13 125 126 120 A13 22 TX13 125 126 131 132 D14 28 29 30 RX14 133 139 D11 37 38 39 R								
A2 III III III III III III III III $A3$ I I2 $RX23$ RZ2 III 113 $A5$ III III RX2 III III $A5$ III III RX2 III III $A6$ III RX2 III III III $A6$ III RX2 III III III III $A6$ III III RX1 RX2 IIII III $A7$ III III RX1 IIII IIIII IIIII IIIIII IIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII								
A3 Image: Mark Mark Mark Mark Mark Mark Mark Mark						111	112	110
A4 Image: second s								
A5IIIIIA6IIIRX19IIIIA6IRX19IIIIIIA8IIRX18IIIIIIA8IIIRX18IIIIIIA10IIIIIIRX17IIIIIIIA11IIIIIIIIRX18IIIIIIIIIIA12IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII								
A6 Image: Mark Mark Mark Mark Mark Mark Mark Mark								
A7 A8 A9I16 17 17 18 17 18 17 18 17 18 119RX18 RX17 121118 119 120A1019 2017 14121 								
A8 A9 A1017 18 								
A10 Image: mark of the sector of the secto								119
A11Image: constraint of the sector of the sect								120
A12 21 113 125 126 A13 22 22 1713 125 126 A14 22 22 171 126 126 DTA 24 171 129 130 130 D15 25 26 27 71 128 137 D14 28 29 30 71 131 132 133 D12 34 35 36 72 78 138 139 D11 37 38 39 RX14 138 139 D10 40 41 42 RX14 138 139 D10 40 41 42 RX14 140 141 D8 46 47 48 RX11 141 141 D8 46 47 48 RX11 142 142 D7 49 50 51 RX8 143 144 D5 55 56 57 144 151 152 1								
A13 Image: Constraint of the constra								
A14 - 23 IA12 IA1 IA3 DTA - 24 - - 129 130 D15 25 26 27 TX11 129 130 D14 28 29 30 TX8 135 136 D13 31 32 33 RX15 136 - D12 34 35 36 RX14 133 139 D10 40 41 42 RX12 140 D9 43 44 45 RX11 140 D8 46 47 48 RX10 141 D8 46 47 48 RX10 142 D7 49 50 51 RX9 143 D6 52 53 54 RX9 143 D1 67 68 69 TX5 149 150 D2 64 65								
DTA 24 TX10 131 132 D15 25 26 27 TX10 131 132 D14 28 29 30 TX8 135 136 D13 31 32 33 RX14 135 136 D12 34 35 36 RX14 131 132 D11 37 38 39 RX14 138 D11 37 38 39 RX14 140 D9 43 44 45 RX11 140 D8 46 47 48 RX10 142 D7 49 50 51 RX9 143 D6 52 53 54 RX8 144 D5 55 56 57 TX7 145 146 D2 64 65 66 TX4 151 152 D1 67 68 69								
D15 25 26 27 TX9 133 134 D14 28 29 30 TX8 135 136 137 D13 31 32 33 RX15 136 137 D12 34 35 36 RX14 138 138 D11 37 38 39 RX13 133 134 D9 43 44 45 RX14 140 139 D10 40 41 42 RX12 140 142 D7 49 50 51 RX9 143 144 D5 55 56 57 TX7 145 146 144 D5 55 56 57 TX7 145 146 144 D5 55 56 66 TX5 149 150 150 D2 64 65 66 TX4 151 152 145			24					
D14 28 29 30 TX8 135 136 D13 31 32 33 RX15 135 136 D12 34 35 36 RX14 14 138 D11 37 38 39 RX13 136 137 D10 40 41 42 RX12 140 139 D9 43 44 45 RX11 141 D8 46 47 48 RX10 142 D7 49 50 51 RX9 143 D6 52 53 54 RX8 144 D5 55 56 57 145 146 D4 58 59 60 TX6 147 148 D3 61 62 63 TX5 149 150 D1 67 68 69 TX3 153 154 D0 70 71 72 TX2 155 156 TX31/0E115 73 74 TX0 159 160 TX29/0E113 77 78 RX6 163 163 TX26/0E10 83 8			26	27				
D12 34 35 36 RX14 138 D11 37 38 39 RX13 139 D10 40 41 42 RX12 140 D9 43 44 45 RX11 141 D8 46 47 48 RX10 142 D7 49 50 51 RX9 143 D6 52 53 54 RX8 144 D5 55 56 57 TX7 145 146 D4 58 59 60 TX6 147 148 D3 61 62 63 TX5 149 150 D2 64 65 66 TX4 151 152 D1 67 68 69 TX3 153 154 D0 70 71 72 TX1 157 158 TX30/0E114 75 76 RX6 160 161 TX29/0E13 77 78 RX4 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>								
D11 37 38 39 RX13 133 D10 40 41 42 RX12 140 D9 43 44 45 RX11 141 D8 46 47 48 RX10 142 D7 49 50 51 RX9 143 D6 52 53 54 RX9 144 D5 55 56 57 TX7 145 146 D4 58 59 60 TX6 147 148 D3 61 62 63 TX5 149 150 D2 64 65 66 TX4 151 152 D1 67 68 69 TX3 153 154 D0 70 71 72 TX2 155 156 TX30/0E14 75 76 RX6 161 TX20/0E113 77 78 RX6 162 162 TX20/0E11 81 82 RX3								
D10 40 41 42 RX12 140 D9 43 44 45 RX12 140 D8 46 47 48 RX10 141 D8 46 47 48 RX10 142 D7 49 50 51 Rx9 143 D6 52 53 54 RX8 144 D5 55 56 57 TX7 145 146 D4 58 59 60 TX6 147 148 D3 61 62 63 TX5 149 150 D1 67 68 69 TX3 153 154 D0 70 71 72 TX2 155 156 TX3//0E114 75 76 TX6 TX1 157 158 TX20/0E113 77 78 RX6 163 164 TX26/0E110 83								
D9 43 44 45 RX11 141 D8 46 47 48 RX10 142 D7 49 50 51 RX9 143 D6 52 53 54 RX8 144 D5 55 56 57 TX7 145 146 D4 58 59 60 TX6 147 148 D3 61 62 63 TX5 149 150 D2 64 65 66 TX4 151 152 146 D1 67 68 69 TX3 153 154 146 D0 70 71 72 TX2 155 156 156 TX31/0EI15 73 74 TX0 159 160 161 TX29/0EI13 77 78 RX6 162 163 TX26/0EI10 83 84 RX4 164 164 TX26/0EI10 83 84 RX2 166 165								
D8 46 47 48 RX10 142 D7 49 50 51 RX9 143 D6 52 53 54 RX9 144 D5 55 56 57 145 146 D4 58 59 60 TX6 147 148 D3 61 62 63 TX5 149 150 D2 64 65 66 TX4 151 152 D1 67 68 69 TX3 153 154 D0 70 71 72 TX1 157 156 TX30/OEI14 75 76 TX0 159 160 TX29/OEI13 77 78 RX6 162 TX26/OEI10 83 84 RX4 164 TX26/OEI10 83 84 RX3 165 RX31 RX30 88 RX2 166 RX31 RX30 89 RX0 166 RX30 RX30								
D7 49 50 51 RX9 1143 D6 52 53 54 144 D5 55 56 57 145 146 D4 58 59 60 TX7 145 146 D3 61 62 63 TX5 149 150 D2 64 65 66 TX4 151 152 D1 67 68 69 TX3 153 154 D0 70 71 72 TX2 155 156 TX31/0E115 73 74 TX1 157 158 TX29/0E113 77 78 RX6 161 TX26/0E110 83 84 RX5 163 TX24/0E18 87 88 RX3 165 RX31 RX30 89 RX1 167 RX30 RX29 91 91 167								
D6 52 53 54 RX8 144 D5 55 56 57 145 146 144 D4 58 59 60 TX7 145 146 144 D3 61 62 63 TX6 147 148 144 D2 64 65 66 TX6 147 148 150 149 150 149 150 149 150 149 150 149 150 149 150 149 150 149 150 149 150 149 150 149 150 149 150 150 150 150 150 150 150 150 150 150 150 150 150 150 150 150 150 150 150 161 152 161 162 162 162 162 162 162 162 162 162 162 162 162								
D5 55 56 57 D4 58 59 60 D3 61 62 63 D2 64 65 66 D1 67 68 69 D0 70 71 72 TX31/0El15 73 74 72 TX32/0El14 75 76 73 TX28/0El12 79 80 7X0 TX26/0El10 83 84 163 TX24/0El8 87 88 89 RX31 84 166 RX31 89 89 RX31 90 91								
D4 58 59 60 TX6 147 148 D3 61 62 63 TX5 149 150 D2 64 65 66 TX4 151 152 D1 67 68 69 TX3 153 154 D0 70 71 72 TX2 155 156 TX30/OEI14 75 76 TX1 157 158 TX29/OEI13 77 78 TX0 159 160 TX26/OEI12 79 80 RX6 161 162 TX25/OEI9 85 86 RX4 161 163 TX24/OEI8 87 88 RX4 164 164 RX31 88 RX2 166 167 167 RX30 88 90 RX1 166 167 RX29 1 91 91 168 168	D5	55	56	57		145	146	
D2 64 65 66 D1 67 68 69 D0 70 71 72 TX31/0El15 73 74 72 TX30/0El14 75 76 78 TX29/0El13 77 78 70 TX27/0El11 81 82 153 TX26/0El10 83 84 162 TX24/0El8 87 88 RX31 89 RX1 165 RX30 90 81 167 RX30 90 91 168					TX6	147	148	
D1 67 68 69 TX3 153 154 D0 70 71 72 TX3 155 156 TX31/OEI15 73 74 TX3 157 158 TX1 TX30/OEI14 75 76 TX1 157 158 TX1 159 160 TX29/OEI13 77 78 TX0 159 160 161 TX28/OEI12 79 80 RX6 162 162 TX26/OEI10 83 84 RX5 163 163 TX24/OEI8 87 88 RX4 164 165 RX31 89 RX1 166 167 168 RX30 90 91 168 168 168					TX5			
D0 70 71 72 TX3 TX3 74 TX3 TX3 TX3 74 TX3								
TX31/OEI15 73 74 TX30/OEI14 75 76 TX29/OEI13 77 78 TX28/OEI12 79 80 TX27/OEI11 81 82 TX26/OEI10 83 84 TX26/OEI10 83 84 TX24/OEI8 87 88 RX31 89 89 RX30 90 167 RX29 91 168								
TX30/OEI14 75 76 TX29/OEI13 77 78 TX0 159 160 TX29/OEI13 77 78 RX7 159 160 161 TX28/OEI12 79 80 RX6 162 162 TX27/OEI11 81 82 RX5 163 163 TX26/OEI10 83 84 RX4 163 164 TX25/OEI9 85 86 RX3 165 165 RX31 89 RX1 166 167 RX30 90 91 168 168				12				
TX29/OEI13 77 78 RX7 161 TX28/OEI12 79 80 162 162 TX27/OEI11 81 82 163 162 TX26/OEI10 83 84 RX5 163 TX25/OEI9 85 86 RX3 164 TX24/OEI8 87 88 165 165 RX31 89 RX1 166 167 RX30 90 91 168 168								
TX28/OEI12 79 80 International stress of the stress						100	100	161
TX27/OEI11 81 82 RX5 163 TX26/OEI10 83 84 RX4 164 TX25/OEI9 85 86 RX3 165 TX24/OEI8 87 88 RX2 166 RX31 89 RX1 167 RX30 90 RX0 168 RX29 91 91 168	TX28/OEI12	79	80					
TX25/OEI9 85 86 RX3 TX24/OEI8 87 88 RX3 RX31 89 RX1 166 RX30 90 RX0 168 RX29 91 168					RX5			163
TX24/OEI8 87 88 RX2 166 RX31 89 RX1 166 RX30 90 RX0 168 RX29 91 168								
RX31 RX30 RX29 89 90 91 RX1 RX1 RX0 167 168								
RX30 90 RX29 91 168		δ/	80	80				
RX29 91								
						<u> </u>	<u> </u>	001 I
	RX28			92				

Using OEI




Figure 8. Using All Output Enable (AOE)

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Min.	Max.	Unit
Vcc	Supply Voltage	3.0	3.6	V
Vi	Voltage on Digital Inputs	GND -0.3	5.3	V
lo	Current at Digital Outputs	-50	50	mA
Ts	Storage Temperature	-55	+125	°C
PD	Package Power Dissapation	_	2	W

NOTE:

1. Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

DC ELECTRICAL CHARACTERISTICS

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Positive Supply	3.0	3.3	3.6	V
Vih	Input HIGH Voltage	2.0	_	5.3	V
VIL	Input LOW Voltage	—	_	0.8	V
Тор	Operating Temperature Commercial	-40	25	+85	°C

NOTE:

1. Voltages are with respect to Ground unless otherwise stated.

Symbol	Parameter	Min.	Тур.	Max.	Units
ICC (2)	Supply Current	-	-	75	mA
IIL ^(3,4)	Input Leakage (input pins)	-	-	60	μA
IOZ ^(3,4)	High-impedance Leakage	-	-	60	μA
VOH ⁽⁵⁾	Output HIGH Voltage	2.4	-	-	V
VOL ⁽⁶⁾	OutputLOWVoltage	-	-	0.4	V

NOTES:

1. Voltages are with respect to ground (GND) unless otherwise stated.

2. Outputs unloaded.

3. $0 \le V \le VCC$.

4. Maximum leakage on pins (output or I/O pins in high-impedance state) is over an applied voltage (V).

5. IOH = 10 mA.

6. IOL = 10 mA.

AC ELECTRICAL CHARACTERISTICS - TIMING PARAMETER MEASUREMENT VOLTAGE LEVELS

Symbol	Rating	Level	Unit
Vtt	TTL Threshold	1.5	V
VHM	TTL Rise/Fall Threshold Voltage HIGH	2.0	V
Vlm	TTL Rise/Fall Threshold Voltage LOW	0.8	V




Figure 9. Output Load

S1 is open circuit except when testing output levels or high-impedance states.

S2 is switched to VCC or GND when testing output levels or high-impedance states.

5902 drw11


AC ELECTRICAL CHARACTERISTICS - FRAME PULSE AND CLK


Symbol	Parameter	Min.	Тур.	Max.	Units
tfpw ⁽¹⁾	Frame Pulse Width (ST-BUS [®] , GCI) Bit rate = 2.048 Mb/s Bit rate = 4.096 Mb/s Bit rate = 8.192 Mb/s or 16.384 Mb/s	26 26 26		295 145 65	ns ns ns
tFPS ⁽¹⁾	Frame Pulse Setup time before CLK falling (ST-BUS [®] or GCI)	5			ns
tFPH ⁽¹⁾	Frame Pulse Hold Time from CLK falling (ST-BUS [®] or GCI)	10			ns
tCP ⁽¹⁾	CLK Period Bit rate = 2.048 Mb/s Bit rate = 4.096 Mb/s Bit rate = 8.192 Mb/s or 16.384 Mb/s	190 110 58		300 150 70	ns ns ns
tCH ⁽¹⁾	CLK Pulse Width HIGH Bit rate = 2.048 Mb/s Bit rate = 4.096 Mb/s Bit rate = 8.192 Mb/s or 16.384 Mb/s	85 50 20		150 75 40	ns ns ns
tCL ⁽¹⁾	CLK Pulse Width LOW Bit rate = 2.048 Mb/s Bit rate = 4.096 Mb/s Bit rate = 8.192 Mb/s or 16.384 Mb/s	85 50 20		150 75 40	ns ns ns
tr, tf	Clock Rise/Fall Time			10	ns
therw ⁽²⁾	Wide Frame Pulse Width HCLK = 4.096 MHz HCLK = 8.192 MHz		244 122		ns ns
tHFPS ⁽²⁾	Frame Pulse Setup Time before HCLK 4 MHz falling	50	_	150	ns
tHFPH ⁽²⁾	Frame Pulse Hold Time from HCLK 4 MHz falling	50	_	150	ns
tHFPS ⁽²⁾	Frame Pulse Setup Time before HCLK 8 MHz rising	45	_	90	ns
tHFPH ⁽²⁾	Frame Pulse Hold Time from HCLK 8 MHz rising	45	_	90	ns
thcp ⁽²⁾	HCLK Period @ 4.096 MHz @ 8.192 MHz		244 122		ns ns
tHr, tHf	HCLK Rise/Fall Time	—		10	ns
tDIF ⁽²⁾	Delay between falling edge of HCLK and falling edge of CLK	-10	_	10	ns

NOTES:

1. WFPS Pin = 0.

2. WFPS Pin = 1.








Figure 11. Serial Output and External Control




Figure 12. Output Driver Enable (ODE)

AC ELECTRICAL CHARACTERISTICS - MICROPROCESSOR INTERFACE TIMING

Symbol	Parameter	Min.	Тур.	Max.	Units
tcss	CS Setup from DS falling	0	—	_	ns
trws	R/W Setup from DS falling	3	—	_	ns
tads	Address Setup from DS falling	2	—		ns
tсsн	CS Hold after DS rising	0	—		ns
trwн	R/W Hold after DS Rising	3	_		ns
tadh	Address Hold after DS Rising	2	—		ns
tddr ⁽¹⁾	Data Setup from DTA LOW on Read	2	—	_	ns
tdhr ^(1,2,3)	Data Hold on Read	10	15	25	ns
tosw	Data Setup on Write (Fast Write)	10	_		ns
tswp	Valid Data Delay on Write (Slow Write)	-	_	0	ns
tонw	Data Hold on Write	5	_		ns
t DSPW	DS Pulse Width	5	_	_	ns
tскак	Clock to ACK	—	—	35	ns
takd ⁽¹⁾	Acknowledgment Delay: Reading/Writing Registers Reading/Writing Memory @ 2.048 Mb/s @ 4.096 Mb/s @ 8.192 Mb/s or 16.384 Mb/s			30 345 200 120	ns ns ns ns
takh (1,2,3)	AcknowledgmentHoldTime	_	_	15	ns
toss (4)	Data Strobe Setup Time	2	_		ns

NOTES:


1. C_L = 150pF


2. R_L = 1K

3. High-Impedance is measured by pulling to the appropriate rail with R_L, with timing corrected to cancel time taken to discharge C_L.

4. To achieve one clock cycle fast memory access, this setup time, toss should be met. Otherwise, worst case memory access operation is determined by tAKD.

IDT72V71643 3.3V TIME SLOT INTERCHANGE DIGITAL SWITCH 4,096 x 4,096










Figure 14. Syncronous Bus Timing





26






AC ELECTRICAL CHARACTERISTICS⁽¹⁾— SERIAL STREAM (ST-BUS[®] and GCI)

Symbol	Parameter	Min.	Тур.	Max.	Units
tsis	RX Setup Time	5			ns
ts⊪	RX Hold Time	10			ns
tSOD	TX Delay – Active to Active		_	30	ns
tDZ ⁽¹⁾	TX Delay – Active to High-Z	—		30	ns
tZD ⁽¹⁾	TX Delay – High-Z to Active	—		30	ns
tode ⁽¹⁾	Output Driver Enable (ODE) Delay			30	ns
tOEIE	Output Enable Indicator (OEI) Enable	—	_	40	ns
toeid	Output Enable Indicator (OEI) Disable			25	ns
trz	Active to High-Z on Master Reset			30	ns
tzr	High-Z to Active on Master Reset		_	30	ns
tRs	Reset pulse width	100	_		ns

NOTE:


1. High-Impedance is measured by pulling to the appropriate rail with R_L (1K Ω), with timing corrected to cancel time taken to discharge C_L (150 pF).



© 2019 Renesas Electronics Corporation

29

ORDERING INFORMATION



DATASHEET DOCUMENT HISTORY

5/01/2000	pg. 1
6/07/2000	pgs. 3 and 4.
10/10/2000	pgs. 1 through 30.
11/20/2000	pgs.10.
03/09/2001	pg. 21
08/20/2001	pg. 24.
10/22/2001	pg. 1.
1/04/2002	pgs. 1 and 21.
12/03/2012	pg. 30
8/12/2014	pg 1 Product Discontinuation Notice, CQ-14-06

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/