

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical $t_{sk(o)}$ (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- $V_{cc} = 3.3V \pm 0.3V$, Normal Range
- $V_{cc} = 2.7V$ to $3.6V$, Extended Range
- $V_{cc} = 2.5V \pm 0.2V$
- CMOS power levels ($0.4\mu W$ typ. static)
- Rail-to-Rail output swing for increased noise margin
- Available in TSSOP package

DRIVE FEATURES:

- Balanced Output Drivers: $\pm 12mA$
- Low Switching Noise

DESCRIPTION:


This 16-bit universal bus driver is built using advanced dual metal CMOS technology. Data flow from A to Y is controlled by the output-enable (\overline{OE}) input. The device operates in the transparent mode when the latch-enable (\overline{LE}) input is low. When \overline{LE} is high, the A data is latched if the clock (CLK) input is held at a high or low logic level. If \overline{LE} is high, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When \overline{OE} is high, the outputs are in the high-impedance state.

The ALVC162334 has series resistors in the device output structure which will significantly reduce line noise when used with light loads. This driver has been designed to drive $\pm 12mA$ at the designated threshold levels.


APPLICATIONS:

- SDRAM Modules
- PC Motherboards
- Workstations

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



TSSOP
TOP VIEW

PIN DESCRIPTION

| Pin Names | Description |
|-----------------|---|
| \overline{OE} | 3-State Output Enable Inputs (Active LOW) |
| CLK | Register Input Clock |
| \overline{LE} | Latch Enable (Active LOW) |
| A _x | Data Inputs |
| Y _x | 3-State Outputs |

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| Symbol | Description | Max | Unit |
|------------------------------------|--|------------------------------|------|
| V _{TERM} ⁽²⁾ | Terminal Voltage with Respect to GND | -0.5 to +4.6 | V |
| V _{TERM} ⁽³⁾ | Terminal Voltage with Respect to GND | -0.5 to V _{CC} +0.5 | V |
| T _{STG} | Storage Temperature | -65 to +150 | °C |
| I _{OUT} | DC Output Current | -50 to +50 | mA |
| I _{IK} | Continuous Clamp Current, V _I < 0 or V _I > V _{CC} | ±50 | mA |
| I _{OK} | Continuous Clamp Current, V _O < 0 | -50 | mA |
| I _{CC} I _{SS} | Continuous Current through each V _{CC} or GND | ±100 | mA |

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{CC} terminals.
- All terminals except V_{CC}.

CAPACITANCE (T_A = +25°C, F = 1.0MHz)

| Symbol | Parameter ⁽¹⁾ | Conditions | Typ. | Max. | Unit |
|------------------|--------------------------|-----------------------|------|------|------|
| C _{IN} | Input Capacitance | V _{IN} = 0V | 5 | 7 | pF |
| C _{OUT} | Output Capacitance | V _{OUT} = 0V | 7 | 9 | pF |
| C _{OUT} | I/O Port Capacitance | V _{IN} = 0V | 7 | 9 | pF |

NOTE:

- As applicable to the device type.

FUNCTION TABLE⁽¹⁾

| Inputs | | | | Outputs |
|-----------------|-----------------|--------|----------------|-------------------------------|
| \overline{OE} | \overline{LE} | CLK | A _x | Y _x |
| H | X | X | X | Z |
| L | L | X | L | L |
| L | L | X | H | H |
| L | H | ↑ | L | L |
| L | H | ↑ | H | H |
| L | H | L or H | X | Y ₀ ⁽²⁾ |

NOTE:

- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High Impedance
↑ = LOW-to-HIGH transition
- Output level before the indicated steady-state input conditions were established.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

| Symbol | Parameter | Test Conditions | | Min. | Typ. ⁽¹⁾ | Max. | Unit |
|----------------------|--|---|----------|------|---------------------|------|------|
| VIH | Input HIGH Voltage Level | VCC = 2.3V to 2.7V | | 1.7 | — | — | V |
| | | VCC = 2.7V to 3.6V | | 2 | — | — | |
| VIL | Input LOW Voltage Level | VCC = 2.3V to 2.7V | | — | — | 0.7 | V |
| | | VCC = 2.7V to 3.6V | | — | — | 0.8 | |
| IiH | Input HIGH Current | VCC = 3.6V | Vi = VCC | — | — | ±5 | µA |
| IiL | Input LOW Current | VCC = 3.6V | Vi = GND | — | — | ±5 | µA |
| IoZH IoZL | High Impedance Output Current (3-State Output pins) | VCC = 3.6V | | — | — | ±10 | µA |
| | | Vo = GND | | — | — | ±10 | |
| VIK | Clamp Diode Voltage | VCC = 2.3V, IIN = -18mA | | — | -0.7 | -1.2 | V |
| VH | Input Hysteresis | VCC = 3.3V | | — | 100 | — | mV |
| ICCL ICCH ICCZ | Quiescent Power Supply Current | VCC = 3.6V VIN = GND or VCC | | — | 0.1 | 40 | µA |
| ΔICC | Quiescent Power Supply Current Variation | One input at VCC - 0.6V, other inputs at VCC or GND | | — | — | 750 | µA |

NOTE:

1. Typical values are at VCC = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

| Symbol | Parameter | Test Conditions ⁽¹⁾ | | Min. | Max. | Unit |
|-------------|---------------------|--------------------------------|--------------|---------|------|------|
| VOH | Output HIGH Voltage | VCC = 2.3V to 3.6V | IOH = -0.1mA | VCC-0.2 | — | V |
| | | VCC = 2.3V | IOH = -4mA | 1.9 | — | |
| | | | IOH = -6mA | 1.7 | — | |
| | | VCC = 2.7V | IOH = -4mA | 2.2 | — | |
| | | | IOH = -8mA | 2 | — | |
| | | VCC = 3V | IOH = -6mA | 2.4 | — | |
| IOH = -12mA | 2 | | — | | | |
| VOL | Output LOW Voltage | VCC = 2.3V to 3.6V | IOL = 0.1mA | — | 0.2 | V |
| | | VCC = 2.3V | IOL = 4mA | — | 0.4 | |
| | | | IOL = 6mA | — | 0.55 | |
| | | VCC = 2.7V | IOL = 4mA | — | 0.4 | |
| | | | IOL = 8mA | — | 0.6 | |
| | | VCC = 3V | IOL = 6mA | — | 0.55 | |
| IOL = 12mA | — | 0.8 | | | | |

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate VCC range. TA = -40°C to +85°C.

OPERATING CHARACTERISTICS, $T_A = 25^\circ\text{C}$

| Symbol | Parameter | Test Conditions | $V_{CC} = 2.5V \pm 0.2V$ | $V_{CC} = 3.3V \pm 0.3V$ | Unit |
|--------|--|---|--------------------------|--------------------------|------|
| | | | Typical | Typical | |
| CPD | Power Dissipation Capacitance Outputs enabled | $C_L = 0\text{pF}$, $f = 10\text{MHz}$ | 31 | 36 | pF |
| CPD | Power Dissipation Capacitance Outputs disabled | | 7 | 11 | |

SWITCHING CHARACTERISTICS⁽¹⁾

| Symbol | Parameter | $V_{CC} = 2.5V \pm 0.2V$ | | $V_{CC} = 2.7V$ | | $V_{CC} = 3.3V \pm 0.3V$ | | Unit |
|------------------------|--|--------------------------|------|-----------------|------|--------------------------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| f_{MAX} | | 150 | — | 150 | — | 150 | — | MHz |
| t_{PLH} t_{PHL} | Propagation Delay Ax to Yx | 1 | 4.4 | — | 4.5 | 1.1 | 3.6 | ns |
| t_{PLH} t_{PHL} | Propagation Delay \overline{LE} to Yx | 1 | 5.8 | — | 6 | 1.3 | 5 | ns |
| t_{PLH} t_{PHL} | Propagation Delay CLK to Yx | 1 | 5.2 | — | 5.4 | 1 | 4.9 | ns |
| t_{PZH} t_{PZL} | Output Enable Time \overline{OE} to Yx | 1 | 6.4 | — | 6.4 | 1.1 | 5.4 | ns |
| t_{PHZ} t_{PLZ} | Output Disable Time \overline{OE} to Yx | 1 | 4.7 | — | 5.1 | 1.7 | 5 | ns |
| t_W | Pulse Duration, \overline{LE} LOW | 3.3 | — | 3.3 | — | 3.3 | — | ns |
| t_W | Pulse Duration, CLK HIGH or LOW | 3.3 | — | 3.3 | — | 3.3 | — | ns |
| t_{SU} | Set-up Time, data before CLK \uparrow | 1.4 | — | 1.7 | — | 1.5 | — | ns |
| t_{SU} | Set-up Time, data before \overline{LE} \uparrow , CLK HIGH | 1.2 | — | 1.6 | — | 1.3 | — | ns |
| t_{SU} | Set-up Time, data before \overline{LE} \uparrow , CLK LOW | 1.4 | — | 1.5 | — | 1.2 | — | ns |
| t_H | Hold Time, data after CLK \uparrow | 0.9 | — | 0.9 | — | 0.9 | — | ns |
| t_H | Hold Time, data after \overline{LE} \uparrow , CLK HIGH or LOW | 1.1 | — | 1.1 | — | 1.1 | — | ns |
| $t_{SK(O)}$ | Output Skew ⁽²⁾ | — | — | — | — | — | 500 | ps |


NOTES:

- See TEST CIRCUITS AND WAVEFORMS. $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$.
- Skew between any two outputs of the same package and switching in the same direction.

TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

| Symbol | V _{CC} ⁽¹⁾ = 3.3V ± 0.3V | V _{CC} ⁽¹⁾ = 2.7V | V _{CC} ⁽²⁾ = 2.5V ± 0.2V | Unit |
|-------------------|--|---------------------------------------|--|------|
| V _{LOAD} | 6 | 6 | 2 x V _{CC} | V |
| V _{IH} | 2.7 | 2.7 | V _{CC} | V |
| V _T | 1.5 | 1.5 | V _{CC} / 2 | V |
| V _{LZ} | 300 | 300 | 150 | mV |
| V _{HZ} | 300 | 300 | 150 | mV |
| C _L | 50 | 50 | 30 | pF |



Test Circuit for All Outputs

DEFINITIONS:


C_L = Load capacitance: includes jig and probe capacitance.
R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

NOTES:

1. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; t_r ≤ 2.5ns; t_r ≤ 2.5ns.
2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; t_r ≤ 2ns; t_r ≤ 2ns.

SWITCH POSITION

| Test | Switch |
|---|-------------------|
| Open Drain Disable Low Enable Low | V _{LOAD} |
| Disable High Enable High | GND |
| All Other Tests | Open |




$$tsk(x) = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$


Output Skew - tsk(x)

NOTES:

1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.




Propagation Delay




Enable and Disable Times

NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.




Set-up, Hold, and Release Times



Pulse Width

ORDERING INFORMATION



DATASHEET DOCUMENT HISTORY

06/15/2016 Pg. 6 Updated the ordering information by adding Tape and Reel.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.