



3.3V CMOS 20-BIT FLIP-FLOP WITH 3-STATE OUTPUTS AND BUS-HOLD

IDT74ALVCH162721

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical $t_{sk(0)}$ (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model (C = 200pF, R = 0)
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP,
and 0.40mm pitch TVSOP packages
- Extended commercial range of - 40°C to + 85°C
- $V_{cc} = 3.3V \pm 0.3V$, Normal Range
- $V_{cc} = 2.7V$ to $3.6V$, Extended Range
- $V_{cc} = 2.5V \pm 0.2V$
- CMOS power levels (0.4μW typ. static)
- Rail-to-Rail output swing for increased noise margin

Drive Features for ALVCH162721:

- Balanced Output Drivers: $\pm 12mA$
- Low switching noise

APPLICATIONS:

- 3.3V High Speed Systems
- 3.3V and lower voltage computing systems

DESCRIPTION:


This 20-bit flip-flop is built using advanced dual metal CMOS technology. The 20 flip-flops of the ALVCH162721 are edge-triggered D-type flip-flops with qualified clock storage. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs if the clock-enable (\overline{CLKEN}) input is low. If \overline{CLKEN} is high, no data is stored.

A buffered output-enable (\overline{OE}) input places the 20 outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components. \overline{OE} does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The ALVCH162721 has series resistors in the device output structure which will significantly reduce line noise when used with light loads. This driver has been designed to drive $\pm 12mA$ at the designated threshold levels.

The ALVCH162721 has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistor.

Functional Block Diagram




EXTENDED COMMERCIAL TEMPERATURE RANGE

MARCH 1999

www.DataSheet4U.com

PIN CONFIGURATION



SSOP/
TSSOP/TVSOP
TOP VIEW

PIN DESCRIPTION

| Pin Names | Description |
|--------------------|--|
| \overline{OE} | 3-State Output Enable Input (Active LOW) |
| Dx | Data Inputs ⁽¹⁾ |
| Qx | 3-State Outputs |
| CLK | Clock Input |
| \overline{CLKEN} | Clock Enable Input (Active LOW) |
| NC | No Internal Connection |

NOTE:

- These pins have "Bus-Hold." All other pins are standard inputs, outputs, or I/Os.

ABSOLUTE MAXIMUM RATING (1)

| Symbol | Description | Max. | Unit |
|------------------|---|-------------------------|------|
| $V_{TERM}^{(2)}$ | Terminal Voltage with Respect to GND | - 0.5 to + 4.6 | V |
| $V_{TERM}^{(3)}$ | Terminal Voltage with Respect to GND | - 0.5 to $V_{CC} + 0.5$ | V |
| TSTG | Storage Temperature | - 65 to + 150 | °C |
| IOUT | DC Output Current | - 50 to + 50 | mA |
| I _{IK} | Continuous Clamp Current, $V_i < 0$ or $V_i > V_{CC}$ | ± 50 | mA |
| I _{OK} | Continuous Clamp Current, $V_o < 0$ | - 50 | mA |
| I _{CC} | Continuous Current through each Vcc or GND | ± 100 | mA |

NEW16link

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Vcc terminals.
- All terminals except Vcc.

CAPACITANCE ($T_A = +25^\circ C$, $f = 1.0MHz$)

| Symbol | Parameter ⁽¹⁾ | Conditions | Typ. | Max. | Unit |
|------------------|--------------------------|----------------|------|------|------|
| C _{IN} | Input Capacitance | $V_{IN} = 0V$ | 5 | 7 | pF |
| C _{OUT} | Output Capacitance | $V_{OUT} = 0V$ | 7 | 9 | pF |
| C _{I/O} | I/O Port Capacitance | $V_{IN} = 0V$ | 7 | 9 | pF |

NEW16link

NOTE:

- As applicable to the device type.

FUNCTION TABLE (each flip-flop)⁽¹⁾

| Inputs | | | | Output |
|-----------------|--------------------|--------|----|----------------|
| \overline{OE} | \overline{CLKEN} | CLK | Dx | Qx |
| L | H | X | X | Q ₀ |
| L | L | ↑ | H | H |
| L | L | ↑ | L | L |
| L | L | L or H | X | Q ₀ |
| H | X | X | X | Z |

NOTE:

- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High-Impedance
↑ = LOW-to-HIGH Transition
Q₀ = Output level before the indicated steady-state input conditions were established.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$

| Symbol | Parameter | Test Conditions | | Min. | Typ. ⁽¹⁾ | Max. | Unit |
|-------------------------------------|--|---|--------------------|------|---------------------|----------|---------------|
| V_{IH} | Input HIGH Voltage Level | $V_{CC} = 2.3\text{V}$ to 2.7V | | 1.7 | — | — | V |
| | | $V_{CC} = 2.7\text{V}$ to 3.6V | | 2 | — | — | |
| V_{IL} | Input LOW Voltage Level | $V_{CC} = 2.3\text{V}$ to 2.7V | | — | — | 0.7 | V |
| | | $V_{CC} = 2.7\text{V}$ to 3.6V | | — | — | 0.8 | |
| I_{IH} | Input HIGH Current | $V_{CC} = 3.6\text{V}$ | $V_I = V_{CC}$ | — | — | ± 5 | μA |
| I_{IL} | Input LOW Current | $V_{CC} = 3.6\text{V}$ | $V_I = \text{GND}$ | — | — | ± 5 | |
| I_{OZH} I_{OZL} | High Impedance Output Current (3-State Output pins) | $V_{CC} = 3.6\text{V}$ | $V_O = V_{CC}$ | — | — | ± 10 | μA |
| | | | $V_O = \text{GND}$ | — | — | ± 10 | |
| V_{IK} | Clamp Diode Voltage | $V_{CC} = 2.3\text{V}$, $I_{IN} = -18\text{mA}$ | | — | -0.7 | -1.2 | V |
| V_H | Input Hysteresis | $V_{CC} = 3.3\text{V}$ | | — | 100 | — | mV |
| I_{CCL} I_{CCH} I_{CCZ} | Quiescent Power Supply Current | $V_{CC} = 3.6\text{V}$ $V_{IN} = \text{GND}$ or V_{CC} | | — | 0.1 | 40 | μA |
| ΔI_{CC} | Quiescent Power Supply Current Variation | One input at $V_{CC} - 0.6\text{V}$, other inputs at V_{CC} or GND | | — | — | 750 | μA |

NOTE:

- Typical values are at $V_{CC} = 3.3\text{V}$, $+25^{\circ}\text{C}$ ambient.

NEW16link

BUS-HOLD CHARACTERISTICS

| Symbol | Parameter ⁽¹⁾ | Test Conditions | | Min. | Typ. ⁽²⁾ | Max. | Unit |
|--------------------------|----------------------------------|------------------------|----------------------------|------|---------------------|-----------|---------------|
| I_{BHH} I_{BHL} | Bus-Hold Input Sustain Current | $V_{CC} = 3.0\text{V}$ | $V_I = 2.0\text{V}$ | -75 | — | — | μA |
| | | | $V_I = 0.8\text{V}$ | 75 | — | — | |
| I_{BHH} I_{BHL} | Bus-Hold Input Sustain Current | $V_{CC} = 2.3\text{V}$ | $V_I = 1.7\text{V}$ | -45 | — | — | μA |
| | | | $V_I = 0.7\text{V}$ | 45 | — | — | |
| I_{BHHO} I_{BHLO} | Bus-Hold Input Overdrive Current | $V_{CC} = 3.6\text{V}$ | $V_I = 0$ to 3.6V | — | — | ± 500 | μA |

NOTES:

- Pins with Bus-hold are identified in the pin description.
- Typical values are at $V_{CC} = 3.3\text{V}$, $+25^{\circ}\text{C}$ ambient.

NEW16link

OUTPUT DRIVE CHARACTERISTICS

| Symbol | Parameter | Test Conditions ⁽¹⁾ | | Min. | Max. | Unit |
|-------------------------|---------------------|--------------------------------|--------------------------|-----------------------|------|------|
| VOH | Output HIGH Voltage | V _{CC} = 2.3V to 3.6V | I _{OH} = -0.1mA | V _{CC} - 0.2 | — | V |
| | | V _{CC} = 2.3V | I _{OH} = -4mA | 1.9 | — | |
| | | | I _{OH} = -6mA | 1.7 | — | |
| | | V _{CC} = 2.7V | I _{OH} = -4mA | 2.2 | — | |
| | | | I _{OH} = -8mA | 2 | — | |
| | | V _{CC} = 3.0V | I _{OH} = -6mA | 2.4 | — | |
| I _{OH} = -12mA | 2 | | — | | | |
| VOL | Output LOW Voltage | V _{CC} = 2.3V to 3.6V | I _{OL} = 0.1mA | — | 0.2 | V |
| | | V _{CC} = 2.3V | I _{OL} = 4mA | — | 0.4 | |
| | | | I _{OL} = 6mA | — | 0.55 | |
| | | V _{CC} = 2.7V | I _{OL} = 4mA | — | 0.4 | |
| | | | I _{OL} = 8mA | — | 0.6 | |
| | | V _{CC} = 3.0V | I _{OL} = 6mA | — | 0.55 | |
| I _{OL} = 12mA | — | | 0.8 | | | |

NEW16link

NOTE:

- V_{IH} and V_{IL} must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V_{CC} range. T_A = -40°C to +85°C.

OPERATING CHARACTERISTICS, T_A = 25°C

| Symbol | Parameter | Test Conditions | V _{CC} = 2.5V ± 0.2V | V _{CC} = 3.3V ± 0.3V | Unit |
|--------|---|---------------------------------|-------------------------------|-------------------------------|------|
| | | | Typical | Typical | |
| CPD | Power Dissipation Capacitance Outputs enabled | C _L = 0pF, f = 10MHz | 55 | 59 | pF |
| CPD | Power Dissipation Capacitance Outputs disabled | | 46 | 49 | pF |

SWITCHING CHARACTERISTICS (1)

| Symbol | Parameter | V _{CC} = 2.5V ± 0.2V | | V _{CC} = 2.7V | | V _{CC} = 3.3V ± 0.3V | | Unit |
|--------------------|---|-------------------------------|------|------------------------|------|-------------------------------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| f _{MAX} | | 150 | — | 150 | — | 150 | — | MHz |
| t _{PLH} | Propagation Delay | 1 | 6.7 | — | 6.2 | 1 | 5.3 | ns |
| t _{PHL} | CLK to Qx | | | | | | | |
| t _{PZH} | Output Enable Time | 1 | 7.2 | — | 7 | 1 | 5.8 | ns |
| t _{PZL} | \overline{OE} to Qx | | | | | | | |
| t _{PHZ} | Output Disable Time | 1 | 6.3 | — | 5.4 | 1 | 5 | ns |
| t _{PLZ} | \overline{OE} to Qx | | | | | | | |
| t _{SU} | Setup Time, data before CLK \uparrow | 4 | — | 3.6 | — | 3.1 | — | ns |
| t _{SU} | Setup Time \overline{CLKEN} before CLK \uparrow | 3.4 | — | 3.1 | — | 2.7 | — | ns |
| t _H | Hold Time, data after CLK \uparrow | 0 | — | 0 | — | 0 | — | ns |
| t _H | Hold Time, \overline{CLKEN} after CLK \uparrow | 0 | — | 0 | — | 0 | — | ns |
| t _w | Pulse Width, CLK HIGH or LOW | 3.3 | — | 3.3 | — | 3.3 | — | ns |
| t _{SK(0)} | Output Skew ⁽²⁾ | — | — | — | — | — | 500 | ps |

NOTES:

- See test circuits and waveforms. T_A = -40°C to +85°C.
- Skew between any two outputs of the same package and switching in the same direction.


TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

| Symbol | V _{CC} (1)= 3.3V±0.3V | V _{CC} (1)= 2.7V | V _{CC} (2)= 2.5V±0.2V | Unit |
|-------------------|--------------------------------|---------------------------|--------------------------------|------|
| V _{LOAD} | 6 | 6 | 2 x V _{CC} | V |
| V _{IH} | 2.7 | 2.7 | V _{CC} | V |
| V _T | 1.5 | 1.5 | V _{CC} / 2 | V |
| V _{LZ} | 300 | 300 | 150 | mV |
| V _{HZ} | 300 | 300 | 150 | mV |
| C _L | 50 | 50 | 30 | pF |

NEW16link

TEST CIRCUITS FOR ALL OUTPUTS



ALVC Link

DEFINITIONS:

C_L = Load capacitance: includes jig and probe capacitance.
R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

NOTES:


1. Pulse Generator for All Pulses: Rate ≤ 10MHz; t_F ≤ 2.5ns; t_R ≤ 2.5ns.
2. Pulse Generator for All Pulses: Rate ≤ 10MHz; t_F ≤ 2ns; t_R ≤ 2ns.

SWITCH POSITION

| Test | Switch |
|---|-------------------|
| Open Drain Disable Low Enable Low | V _{LOAD} |
| Disable High Enable High | GND |
| All Other tests | Open |

NEW16link

OUTPUT SKEW - t_{SK}(x)




$$t_{SK}(x) = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

ALVC Link

NOTES:


1. For t_{SK}(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For t_{SK}(b) OUTPUT1 and OUTPUT2 are in the same bank.

PROPAGATION DELAY



ALVC Link

ENABLE AND DISABLE TIMES




ALVC Link

NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

SET-UP, HOLD, AND RELEASE TIMES




ALVC Link

PULSE WIDTH



ALVC Link

ORDERING INFORMATION



www.DataSheet4U.com



CORPORATE HEADQUARTERS
 2975 Stender Way
 Santa Clara, CA 95054

for SALES:
 800-345-7015 or 408-727-6116
 fax: 408-492-8674
 www.idt.com*

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
 The IDT logo is a registered trademark of Integrated Device Technology, Inc.