



3.3V CMOS 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS AND BUS-HOLD

IDT74ALVCH16652

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical $t_{sk(o)}$ (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- $V_{CC} = 3.3V \pm 0.3V$, Normal Range
- $V_{CC} = 2.7V$ to $3.6V$, Extended Range
- $V_{CC} = 2.5V \pm 0.2V$
- CMOS power levels (0.4 μ W typ. static)
- Rail-to-Rail output swing for increased noise margin
- Available in TSSOP package

DRIVE FEATURES:

- High Output Drivers: $\pm 24mA$
- Suitable for heavy loads

APPLICATIONS:

- 3.3V high speed systems
- 3.3V and lower voltage computing systems

DESCRIPTION:


This 16-bit bus transceiver and register is built using advanced dual metal CMOS technology. The ALVCH16652 consists of D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. The device can be used as two 8-bit transceivers or one 16-bit transceiver.

Complementary output enable ($OEAB$ and \overline{OEBA}) inputs are provided to control the transceiver functions. Select control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. A low input level selects real-time data, and a high input level selects stored data. Circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Data on the A or B bus, or both, can be stored in the internal D flip-flops by low-to-high transition at the appropriate clock ($CLKAB$ or $CLKBA$) inputs regardless of the levels on the select control or output enable inputs. When SAB and SBA are in the real-time transfer mode, it also is possible to store data without using the internal D-type flip-flops by simultaneously enabling $OEAB$ and \overline{OEBA} . In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are in the high-impedance state, each set of bus lines remains at its last level configuration.

The ALVCH16652 has been designed with a $\pm 24mA$ output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

The ALVCH16652 has "bus-hold" which retains the inputs' last state whenever the input bus goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

JANUARY 2004

PIN CONFIGURATION



TSSOP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| Symbol | Description | Max | Unit |
|------------------------------------|---|------------------------------|------|
| V _{TERM} ⁽²⁾ | Terminal Voltage with Respect to GND | -0.5 to +4.6 | V |
| V _{TERM} ⁽³⁾ | Terminal Voltage with Respect to GND | -0.5 to V _{CC} +0.5 | V |
| T _{STG} | Storage Temperature | -65 to +150 | °C |
| I _{OUT} | DC Output Current | -50 to +50 | mA |
| I _{IK} | Continuous Clamp Current, V _I < 0 or V _I > V _{CC} | ±50 | mA |
| I _{OK} | Continuous Clamp Current, V _O < 0 | -50 | mA |
| I _{CC} I _{SS} | Continuous Current through each V _{CC} or GND | ±100 | mA |

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{CC} terminals.
- All terminals except V_{CC}.

CAPACITANCE (T_A = +25°C, F = 1.0MHz)

| Symbol | Parameter ⁽¹⁾ | Conditions | Typ. | Max. | Unit |
|------------------|--------------------------|-----------------------|------|------|------|
| C _{IN} | Input Capacitance | V _{IN} = 0V | 5 | 7 | pF |
| C _{OUT} | Output Capacitance | V _{OUT} = 0V | 7 | 9 | pF |
| C _{I/O} | I/O Port Capacitance | V _{IN} = 0V | 7 | 9 | pF |

NOTE:

- As applicable to the device type.

PIN DESCRIPTION

| Pin Names | Description |
|----------------|--|
| xAx | Data Register A Inputs ⁽¹⁾ Data Register B Outputs |
| xBx | Data Register B Inputs ⁽¹⁾ Data Register A Outputs |
| xCLKAB, xCLKBA | Clock Pulse Inputs |
| xSAB, xSBA | Output Data Source Select Inputs |
| xOEAB, xOEBA | Output Enable Inputs |

NOTE:

- These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

FUNCTION TABLE⁽¹⁾

| Inputs | | | | | | Data I/O ⁽²⁾ | | Operation or Function |
|--------|-------|--------|--------|------------------|------------------|----------------------------|----------------------------|--|
| xOEAB | xOEBA | xCLKAB | xCLKBA | xSAB | xSBA | xAx | xBx | |
| L | H | H or L | H or L | X | X | Input | Input | Isolation |
| L | H | ↑ | ↑ | X | X | Input | Input | Store A and B Data |
| X | H | ↑ | H or L | X | X | Input | Unspecified ⁽³⁾ | Store A, hold B |
| H | H | ↑ | ↑ | X ⁽³⁾ | X | Input | Output | Store A in both registers |
| L | X | H or L | ↑ | X | X | Unspecified ⁽³⁾ | Input | Hold A, store B |
| L | L | ↑ | ↑ | X | X ⁽³⁾ | Output | Input | Store B in both registers |
| L | L | X | X | X | L | Output | Input | Real time B data to A bus |
| L | L | X | H or L | X | H | Output | Input | Stored B data to A bus |
| H | H | X | X | L | X | Input | Output | Real time A data to B bus |
| H | H | H or L | X | H | X | Input | Output | Stored A data to B bus |
| H | L | H or L | H or L | H | H | Input | Output | Stored A data to B Bus and Stored B data to A bus |

NOTES:

- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
↑ = LOW-to-HIGH Transition
- The data output functions may be enabled or disabled by various signals at the xOEAB or xOEBA inputs. Data input functions are always enabled, i.e. data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.
- Select control = L: clocks can occur simultaneously.
Select control = H: clocks must be staggered to load both registers.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:


Operating Condition: TA = -40°C to +85°C

| Symbol | Parameter | Test Conditions | | Min. | Typ. ⁽¹⁾ | Max. | Unit |
|----------------------|--|---|----------|------|---------------------|------|------|
| VIH | Input HIGH Voltage Level | VCC = 2.3V to 2.7V | | 1.7 | — | — | V |
| | | VCC = 2.7V to 3.6V | | 2 | — | — | |
| VIL | Input LOW Voltage Level | VCC = 2.3V to 2.7V | | — | — | 0.7 | V |
| | | VCC = 2.7V to 3.6V | | — | — | 0.8 | |
| IiH | Input HIGH Current | VCC = 3.6V | Vi = VCC | — | — | ±5 | µA |
| IiL | Input LOW Current | VCC = 3.6V | Vi = GND | — | — | ±5 | µA |
| IoZH | High Impedance Output Current (3-State Output pins) | VCC = 3.6V | | — | — | ±10 | µA |
| | | Vo = GND | | — | — | ±10 | |
| Vik | Clamp Diode Voltage | VCC = 2.3V, IIN = -18mA | | — | -0.7 | -1.2 | V |
| VH | Input Hysteresis | VCC = 3.3V | | — | 100 | — | mV |
| ICCL ICCH ICCZ | Quiescent Power Supply Current | VCC = 3.6V | | — | 0.1 | 40 | µA |
| | | VIN = GND or VCC | | | | | |
| | | | | | | | |
| ΔIcc | Quiescent Power Supply Current Variation | One input at VCC - 0.6V, other inputs at VCC or GND | | — | — | 750 | µA |


NOTE:

- Typical values are at VCC = 3.3V, +25°C ambient.


BUS MANAGEMENT FUNCTIONS




Real-Time Transfer Bus B to Bus A



Real-Time Transfer Bus A to Bus B



Storage from A and/or B



Transfer Stored Data to A and/or B

BUS-HOLD CHARACTERISTICS

| Symbol | Parameter ⁽¹⁾ | Test Conditions | | Min. | Typ. ⁽²⁾ | Max. | Unit |
|----------------|----------------------------------|------------------------|----------------------------|------|---------------------|------|------|
| IBHH IBHL | Bus-Hold Input Sustain Current | V _{CC} = 3V | V _I = 2V | -75 | — | — | μA |
| | | | V _I = 0.8V | 75 | — | — | |
| IBHH IBHL | Bus-Hold Input Sustain Current | V _{CC} = 2.3V | V _I = 1.7V | -45 | — | — | μA |
| | | | V _I = 0.7V | 45 | — | — | |
| IBHHO IBHLO | Bus-Hold Input Overdrive Current | V _{CC} = 3.6V | V _I = 0 to 3.6V | — | — | ±500 | μA |

NOTES:

1. Pins with Bus-Hold are identified in the pin description.
2. Typical values are at V_{CC} = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

| Symbol | Parameter | Test Conditions ⁽¹⁾ | | Min. | Max. | Unit |
|--------|---------------------|--------------------------------|--------------------------|-------------------------|------|------|
| VOH | Output HIGH Voltage | V _{CC} = 2.3V to 3.6V | I _{OH} = -0.1mA | V _{CC} - 0.2 | — | V |
| | | V _{CC} = 2.3V | I _{OH} = -6mA | 2 | — | |
| | | V _{CC} = 2.3V | I _{OH} = -12mA | 1.7 | — | |
| | | V _{CC} = 2.7V | | 2.2 | — | |
| | | V _{CC} = 3V | | 2.4 | — | |
| | | | V _{CC} = 3V | I _{OH} = -24mA | 2 | |
| VOL | Output LOW Voltage | V _{CC} = 2.3V to 3.6V | I _{OL} = 0.1mA | — | 0.2 | V |
| | | V _{CC} = 2.3V | I _{OL} = 6mA | — | 0.4 | |
| | | | I _{OL} = 12mA | — | 0.7 | |
| | | V _{CC} = 2.7V | I _{OL} = 12mA | — | 0.4 | |
| | | V _{CC} = 3V | I _{OL} = 24mA | — | 0.55 | |

NOTE:

1. V_{IH} and V_{IL} must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V_{CC} range. T_A = -40°C to +85°C.

OPERATING CHARACTERISTICS, T_A = 25°C

| Symbol | Parameter | Test Conditions | V _{CC} = 2.5V ± 0.2V | V _{CC} = 3.3V ± 0.3V | Unit |
|--------|--|---------------------------------|-------------------------------|-------------------------------|------|
| | | | Typical | Typical | |
| CPD | Power Dissipation Capacitance Outputs enabled | C _L = 0pF, f = 10Mhz | | | pF |
| CPD | Power Dissipation Capacitance Outputs disabled | | | | |

SWITCHING CHARACTERISTICS⁽¹⁾

| Symbol | Parameter | V _{CC} = 2.5V ± 0.2V | | V _{CC} = 2.7V | | V _{CC} = 3.3V ± 0.3V | | Unit |
|--------------------------------------|---|-------------------------------|------|------------------------|------|-------------------------------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{PLH} t _{PHL} | Propagation Delay xAx to xBx or xBx to xAx | — | — | — | 5.7 | 1.4 | 5.2 | ns |
| t _{PLH} t _{PHL} | Propagation Delay xCLKAB to xBx or xCLKBA to xAx | — | — | — | 7.3 | 2.4 | 6.6 | ns |
| t _{PLH} t _{PHL} | Propagation Delay xSBA or xAx or xSAB to xBx | — | — | — | 7.4 | 1.9 | 6.7 | ns |
| t _{PZH} t _{PZL} | Output Enable Time xOEBA to xAx | — | — | — | 5 | 1.6 | 4.5 | ns |
| t _{PZH} t _{PZL} | Output Enable Time xOEAB to xBx | — | — | — | 5 | 1.6 | 4.5 | ns |
| t _{PHZ} t _{PLZ} | Output Disable Time xOEBA to xAx | — | — | — | 5.3 | 1.2 | 4.8 | ns |
| t _{PHZ} t _{PLZ} | Output Disable Time xOEAB to xBx | — | — | — | 5.3 | 1.2 | 4.8 | ns |
| t _{SU} | Set-up Time, xAx before xCLKAB↑ or xBx before xCLKBA↑ | — | — | 1.3 | — | 0.9 | — | ns |
| t _H | Hold Time, xAx after xCLKAB↑ or xBx after xCLKBA↑ | — | — | 1.3 | — | 0.9 | — | ns |
| t _w | Pulse Duration, CLKAB or CLKBA HIGH or LOW | — | — | 3.3 | — | 2.5 | — | ns |
| t _{sk(0)} | Output Skew ⁽²⁾ | — | — | — | — | — | 500 | ps |


NOTES:

1. See TEST CIRCUITS AND WAVEFORMS. T_A = - 40°C to + 85°C.
2. Skew between any two outputs of the same package and switching in the same direction.

TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

| Symbol | V _{CC} ⁽¹⁾ =3.3V±0.3V | V _{CC} ⁽¹⁾ =2.7V | V _{CC} ⁽²⁾ =2.5V±0.2V | Unit |
|-------------------|---|--------------------------------------|---|------|
| V _{LOAD} | 6 | 6 | 2 x V _{CC} | V |
| V _{IH} | 2.7 | 2.7 | V _{CC} | V |
| V _T | 1.5 | 1.5 | V _{CC} / 2 | V |
| V _{LZ} | 300 | 300 | 150 | mV |
| V _{HZ} | 300 | 300 | 150 | mV |
| C _L | 50 | 50 | 30 | pF |



Test Circuit for All Outputs

DEFINITIONS:


C_L = Load capacitance: includes jig and probe capacitance.
R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

NOTES:

1. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; t_r ≤ 2.5ns; t_r ≤ 2.5ns.
2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; t_r ≤ 2ns; t_r ≤ 2ns.

SWITCH POSITION

| Test | Switch |
|---|-------------------|
| Open Drain Disable Low Enable Low | V _{LOAD} |
| Disable High Enable High | GND |
| All Other Tests | Open |




$$tsk(x) = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$


Output Skew - tsk(x)

NOTES:

1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.




Propagation Delay




Enable and Disable Times

NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.




Set-up, Hold, and Release Times



Pulse Width

ORDERING INFORMATION



CORPORATE HEADQUARTERS
 2975 Stender Way
 Santa Clara, CA 95054

for SALES:
 800-345-7015 or 408-727-6116
 fax: 408-492-8674
 www.idt.com

for Tech Support:
 logichelp@idt.com
 (408) 654-6459