



Integrated Device Technology, Inc.

FAST CMOS 16-BIT REGISTERED/LATCHED TRANSCEIVER WITH PARITY

IDT54/74FCT162511AT/CT

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical tsk(o) (Output Skew) < 250ps, clocked mode
- Low input and output leakage $\leq 1\mu\text{A}$ (max)
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Packages include 25 mil pitch SSOP, 19.6 mil pitch TSSOP, 15.7 mil pitch TVSOP and 25 mil pitch Cerpac
- Extended commercial range of -40°C to $+85^{\circ}\text{C}$
- $V_{CC} = 5V \pm 10\%$
- Balanced Output Drivers: $\pm 24\text{mA}$ (commercial) $\pm 16\text{mA}$ (military)
- Series current limiting resistors
- Generate/Check, Check/Check modes
- Open drain parity error allows wire-OR


DESCRIPTION:

The FCT162511AT/CT 16-bit registered/latched transceiver with parity is built using advanced dual metal CMOS technology. This high-speed, low-power transceiver combines D-

type latches and D-type flip-flops to allow data flow in transparent, latched or clocked modes. The device has a parity generator/checker in the A-to-B direction and a parity checker in the B-to-A direction. Error checking is done at the byte level with separate parity bits for each byte. Separate error flags exits for each direction with a single error flag indicating an error for either byte in the A-to-B direction and a second error flag indicating an error for either byte in the B-to-A direction. The parity error flags are open drain outputs which can be tied together and/or tied with flags from other devices to form a single error flag or interrupt. The parity error flags are enabled by the $\overline{\text{OExx}}$ control pins allowing the designer to disable the error flag during combinational transitions.

The control pins LEAB, CLKAB and $\overline{\text{OEAB}}$ control operation in the A-to-B direction while LEBA, CLKBA and $\overline{\text{OEBA}}$ control the B-to-A direction. $\overline{\text{GEN/CHK}}$ is only for the selection of A-to-B operation, the B-to-A direction is always in checking mode. The $\overline{\text{ODD/EVEN}}$ select is common between the two directions. Except for the $\overline{\text{ODD/EVEN}}$ control, independent operation can be achieved between the two directions by using the corresponding control lines.

SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM:




2916 drw 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.


MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1996

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATIONS



**SSOP/
TSSOP/TVSOP
TOP VIEW**

**CERPACK
TOP VIEW**

2916 drw 03

2916 drw 04

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max.	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
V _{TERM} ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to V _{CC} +0.5	V
T _{STG}	Storage Temperature	-65 to +150	°C
I _{OUT}	DC Output Current	-60 to +120	mA

NOTES:

2916 Ink 01

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Open drain and all device terminals except FCT162XXXT Output and I/O terminals.
- Output and I/O terminals for FCT162XXXT.

FUNCTION TABLE^(1,4)

Inputs				Outputs
\overline{OEAB}	LEAB	CLKAB	Ax	Bx
H	X	X	X	Z
L	H	X	L	L
L	H	X	H	H
L	L	↑	L	L
L	L	↑	H	H
L	L	L	X	B ⁽²⁾
L	L	H	X	B ⁽³⁾

NOTES:

2916 tbl 02

- A-to-B data flow is shown. B-to-A data flow is similar but uses \overline{OEBA} , LEBA, and CLKBA.
- Output level before the indicated steady-state input conditions were established.
- Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW.
- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High Impedance
↑ = LOW-to-HIGH Transition

PIN DESCRIPTION

Pin Names	Description
\overline{OEAB}	A-to-B Output Enable Input (Active LOW)
\overline{OEBA}	B-to-A Output Enable Input (Active LOW)
LEAB	A-to-B Latch Enable Input
LEBA	B-to-A Latch Enable Input
CLKAB	A-to-B Clock Input
CLKBA	B-to-A Clock Input
Ax	A-to-B Data Inputs or B-to-A 3-State Outputs
Bx	B-to-A Data Inputs or A-to-B 3-State Outputs
\overline{PERA}	Parity Error (Open Drain) on A Outputs
\overline{PERB}	Parity Error (Open Drain) on B Outputs
PAx ⁽¹⁾	A-to-B Parity Input, B-to-A Parity Output
PBx	B-to-A Parity Input, A-to-B Parity Output
ODD/EVEN	Parity Mode Selection Input
$\overline{GEN/CHK}$	A to B Port Generate or Check Mode Input

2916 tbl 03

NOTES:

- The PAx pin input is internally disabled during parity generation. This means that when generating parity in the A to B direction there is no need to add a pull up resistor to guarantee state. The pin will still function properly as the parity output for the B to A direction.

CAPACITANCE ($T_A = +25^\circ\text{C}$, $f = 1.0\text{MHz}$)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	3.5	6.0	pF
C _{I/O}	I/O Capacitance	V _{OUT} = 0V	3.5	8.0	pF
C _O	Open Drain Capacitance	V _{OUT} = 0V	3.5	6.0	pF

NOTE: 2916 Ink 04
1. This parameter is measured at characterization but not tested.

**FUNCTION TABLE
(PARITY CHECKING)^(1, 2, 3, 4)**

A ₀ - A ₇ and PA ₁ ⁽⁵⁾ , Total Number of inputs that are high	ODD/EVEN	PERB
1, 3, 5, 7 or 9	L	L
1, 3, 5, 7 or 9	H	H ⁽⁶⁾
0, 2, 4, 6 or 8	L	H ⁽⁶⁾
0, 2, 4, 6 or 8	H	L

NOTES: 2916 tbl 05
1. Conditions shown are for $\overline{\text{GEN}}/\text{CHK} = \text{H}$, $\overline{\text{OEAB}} = \text{L}$, $\overline{\text{OEB\bar{A}}} = \text{H}$.
2. A-to-B parity checking is shown. B-to-A parity checking is similar but uses $\overline{\text{OEB\bar{A}}} = \text{L}$, $\overline{\text{OEAB}} = \text{H}$ and errors will be indicated on $\overline{\text{PER\bar{A}}}$.
3. In parity checking mode the parity bits will be transmitted unchanged along with the corresponding data regardless of parity errors. (PB₁ = PA₁).
4. The response shown is for LEAB = H. If LEAB = L then CLKAB will control as an edge triggered clock.
5. Conditions shown are for the byte A₀-A₇ and PA₁. The byte A₈-A₁₅ and PA₂ is similar.
6. The parity error flag $\overline{\text{PERB}}$ is a combined flag for both bytes A₀-A₇ and A₈-A₁₅. If a parity error occurs on either byte $\overline{\text{PERB}}$ will go low. $\overline{\text{PERB}}$ is an open drain output which must be externally pulled up to achieve a logic HIGH.

**FUNCTION TABLE
(PARITY GENERATION)^(1, 2, 3, 4, 5)**

A ₀ - A ₇ , Total Number of inputs that are high	ODD/EVEN	PB ₁
1, 3, 5 or 7	L	H
1, 3, 5 or 7	H	L
0, 2, 4, 6 or 8	L	L
0, 2, 4, 6 or 8	H	H

NOTES: 2916 tbl 06
1. Conditions shown are for $\overline{\text{GEN}}/\text{CHK} = \text{L}$, $\overline{\text{OEAB}} = \text{L}$, $\overline{\text{OEB\bar{A}}} = \text{H}$.
2. A-to-B parity checking is shown. B-to-A is capable of parity checking while A-to-B is performing generation. B-to-A will not generate parity.
3. The response shown is for LEAB = H. If LEAB = L then CLKAB will control as an edge triggered clock.
4. Conditions shown are for the byte A₀-A₇. The byte A₈-A₁₅ is similar but will output the parity on PB₂.
5. The error flag $\overline{\text{PERB}}$ will remain in a high state during parity generation.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$; Military: $T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
V_{IH}	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
V_{IL}	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
I_{IH}	Input HIGH Current (Input pins) ⁽⁵⁾	$V_{CC} = \text{Max.}$	$V_I = V_{CC}$	—	—	± 1	μA
	Input HIGH Current (I/O pins) ⁽⁵⁾			—	—	± 1	
I_{IL}	Input LOW Current (Input pins) ⁽⁵⁾		$V_I = \text{GND}$	—	—	± 1	
	Input LOW Current (I/O pins) ⁽⁵⁾			—	—	± 1	
I_{OZH}	High Impedance Output Current (3-State Output pins) ⁽⁵⁾	$V_{CC} = \text{Max.}$	$V_O = 2.7\text{V}$	—	—	± 1	μA
I_{OZL}			$V_O = 0.5\text{V}$	—	—	± 1	
V_{IK}	Clamp Diode Voltage	$V_{CC} = \text{Min.}, I_{IN} = -18\text{mA}$		—	-0.7	-1.2	V
I_{OS}	Short Circuit Current	$V_{CC} = \text{Max.}, V_O = \text{GND}^{(3)}$		-80	-140	-225	mA
V_H	Input Hysteresis	—		—	100	—	mV
I_{CCL} I_{CCH} I_{CCZ}	Quiescent Power Supply Current	$V_{CC} = \text{Max.}, V_{IN} = \text{GND}$ or V_{CC}		—	5	500	μA

2916 Ink 07

OUTPUT DRIVE CHARACTERISTICS FOR FCT162511T

Symbol	Parameter		Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
I_{ODL}	Output LOW Current	(I/O pins)	$V_{CC} = 5\text{V}, V_{IN} = V_{IH}$ or $V_{IL}, V_{OUT} = 1.5\text{V}^{(3)}$	60	115	200	mA	
		(Open Drain)		—	250	—		
I_{ODH}	Output HIGH Current (I/O pins)		$V_{CC} = 5\text{V}, V_{IN} = V_{IH}$ or $V_{IL}, V_{OUT} = 1.5\text{V}^{(3)}$	-60	-115	-200	mA	
I_{OFF}	Output Power Off Leakage Current (Open Drain) ⁽⁵⁾		$V_{CC} = 0, V_O \leq 5.5\text{V}$	—	—	± 1	μA	
V_{OH}	Output HIGH Voltage (I/O pins)		$V_{CC} = \text{Min.}$ $V_{IN} = V_{IH}$ or V_{IL}	2.4	3.3	—	V	
V_{OL}	Output LOW Voltage	(I/O pins)	$V_{CC} = \text{Min.}$ $V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 16\text{mA MIL.}$ $I_{OL} = 24\text{mA COM'L.}$	—	0.3	0.55	V
		(Open Drain)		$I_{OL} = 48\text{mA MIL.}$ $I_{OL} = 64\text{mA COM'L.}$	—	0.3	0.55	V

2916 tbl 08

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 5.0\text{V}$, $+25^{\circ}\text{C}$ ambient.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- Duration of the condition can not exceed one second.
- The test limit for this parameter is $\pm 5\mu\text{A}$ at $T_A = -55^{\circ}\text{C}$.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$	All other Input Pins	—	0.5	1.5	mA
			Parity Input Pins (PAx, PBx)	—	1.0	2.5	
I_{CCD}	Dynamic Power Supply Current ⁽⁴⁾	$V_{CC} = \text{Max.}$, Outputs Open $\overline{OEAB} = \text{GND}$, $\overline{OEBA} = V_{CC}$ One Input Toggling 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	75	120	$\mu\text{A}/\text{MHz}$
I_C	Total Power Supply Current ⁽⁶⁾	$V_{CC} = \text{Max.}$, Outputs Open $f_{CP} = 10\text{MHz}$ (CLKAB) 50% Duty Cycle $\overline{OEAB} = \text{GND}$, $\overline{OEBA} = V_{CC}$ LEAB = GND One Bit Toggling $f_i = 5\text{MHz}$ 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	0.8	1.7	mA
			$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	—	1.3	3.2	
			$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	3.8	6.5 ⁽⁵⁾	
			$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	—	9.0	21.8 ⁽⁵⁾	

NOTES:

2916 tbi 09

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 5.0V$, +25°C ambient.
- Per TTL driven input ($V_{IN} = 3.4V$). All other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
 $I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP} N_{CP} / 2 + f_i N_i)$
 I_{CC} = Quiescent Current (I_{CCL} , I_{CCH} and I_{CCZ})
 ΔI_{CC} = Power Supply Current for a TTL High Input ($V_{IN} = 3.4V$)
 D_H = Duty Cycle for TTL Inputs High
 N_T = Number of TTL Inputs at D_H
 I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 N_{CP} = Number of Clock Inputs at f_{CP}
 f_i = Input Frequency
 N_i = Number of Inputs at f_i

SWITCHING CHARACTERISTICS OVER OPERATING RANGE (PROPAGATION DELAYS)

Symbol	Parameter	Condition ⁽¹⁾	FCT162511AT				FCT162511CT				Unit
			Com'l.		Mil.		Com'l.		Mil.		
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
tPLH	Propagation Delay, PAx to PBx	CL = 50pF RL = 500Ω	1.5	5.0	1.5	5.3	1.5	4.2	1.5	4.5	ns
tPHL	Ax to Bx or Bx to Ax, PBx to PAx										
tPLH	Propagation Delay	GEN/CHK LOW	1.5	7.5	1.5	8.0	1.5	6.5	1.5	6.8	ns
tPHL	Ax to PBx										
tPLH ⁽³⁾	Propagation Delay		1.5	9.0	1.5	9.0	1.5	7.5	1.5	7.8	ns
tPHL	Ax to $\overline{\text{PERB}}$, PAx to $\overline{\text{PERB}}$										
tPLH ⁽³⁾	Propagation Delay		1.5	9.0	1.5	9.0	1.5	7.5	1.5	7.8	ns
tPHL	Bx to $\overline{\text{PERA}}$, PBx to $\overline{\text{PERA}}$										
tPLH	Propagation Delay		1.5	5.6	1.5	6.0	1.5	5.3	1.5	5.5	ns
tPHL	LEBA to Ax and PAx LEAB to Bx and PBx										
tPLH ⁽³⁾	Propagation Delay		1.5	7.0	1.5	7.0	1.5	6.0	1.5	6.3	ns
tPHL	LEBA to $\overline{\text{PERA}}$, LEAB to $\overline{\text{PERB}}$										
tPLH	Propagation Delay		1.5	5.6	1.5	6.0	1.5	5.3	1.5	5.5	ns
tPHL	CLKBA to Ax and PAx CLKAB to Bx and PBx										
tPLH ⁽³⁾	Propagation Delay		1.5	7.0	1.5	7.0	1.5	6.0	1.5	6.3	ns
tPHL	CLKBA to $\overline{\text{PERA}}$ CLKAB to $\overline{\text{PERB}}$										
tPZH	Output Enable Time		1.5	6.0	1.5	6.5	1.5	5.6	1.5	5.8	ns
tPZL	$\overline{\text{OEBA}}$ to Ax and PAx $\overline{\text{OEAB}}$ to Bx and PBx										
tPHZ	Output Disable Time		1.5	5.6	1.5	6.0	1.5	5.2	1.5	5.5	ns
tPLZ	$\overline{\text{OEBA}}$ to Ax and PAx $\overline{\text{OEAB}}$ to Bx and PBx										
tPLZ ⁽³⁾	Parity ERROR Enable		1.5	6.0	1.5	6.3	1.5	6.0	1.5	6.3	ns
tPZL	$\overline{\text{OEBA}}$ to $\overline{\text{PERA}}$, $\overline{\text{OEAB}}$ to $\overline{\text{PERB}}$										
tPLH ⁽³⁾	ODD/ $\overline{\text{EVEN}}$ to $\overline{\text{PERx}}$		1.5	10.0	1.5	10.0	1.5	10.0	1.5	10.0	ns
tPHL											
tPLH	ODD/ $\overline{\text{EVEN}}$ to PBx		1.5	10.0	1.5	10.0	1.5	10.0	1.5	10.0	ns
tPHL											

NOTES:

- See test circuits and waveforms.
- Minimum limits are guaranteed but not tested on Propagation Delays.
- On Open Drain Outputs tPLH is measured at $V_{\text{OUT}} = V_{\text{OL}} + 0.3V$.

2916 tbl 10

SWITCHING CHARACTERISTICS OVER OPERATING RANGE (SET UP TIMES)

Symbol	Parameter	Test Conditions ^(1,3)		FCT162511AT				FCT162511CT				Unit	
				Com'l.		Mil.		Com'l.		Mil.			
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
tsu	Set-up Time HIGH or LOW Ax to CLKAB	$\overline{\text{GEN}}/\text{CHK LOW}$	PBx valid	CL = 50pF RL = 500Ω	4	—	4	—	3	—	3.5	—	ns
			PBx not valid		3	—	3	—	3	—	3	—	ns
		$\overline{\text{GEN}}/\text{CHK HIGH}$	$\overline{\text{PERB}}$ valid		4	—	4	—	3	—	3	—	ns
			$\overline{\text{PERB}}$ not valid		3	—	3	—	3	—	3	—	ns
tsu	Set-up Time PAx to CLKAB	$\overline{\text{GEN}}/\text{CHK HIGH}$	$\overline{\text{PERB}}$ valid	4	—	4	—	3	—	3	—	ns	
			$\overline{\text{PERB}}$ not valid	3	—	3	—	3	—	3	—	ns	
tsu	Set-up Time Bx to CLKBA, PBx to CLKBA		$\overline{\text{PERA}}$ valid	4	—	4	—	3	—	3	—	ns	
			$\overline{\text{PERA}}$ not valid	3	—	4	—	3	—	3	—	ns	
tsu	Set-up Time Ax to LEAB	CLKAB LOW	PBx valid	3.5	—	3.5	—	3	—	3	—	ns	
		$\overline{\text{GEN}}/\text{CHK LOW}$	PBx not valid	3	—	3	—	3	—	3	—	ns	
		CLKAB LOW	$\overline{\text{PERB}}$ valid	3.5	—	3.5	—	3	—	3	—	ns	
		$\overline{\text{GEN}}/\text{CHK HIGH}$	$\overline{\text{PERB}}$ not valid	3	—	3	—	3	—	3	—	ns	
		CLKAB HIGH	PBx valid	3.5	—	3.5	—	3	—	3	—	ns	
		$\overline{\text{GEN}}/\text{CHK LOW}$	PBx not valid	3	—	3	—	3	—	3	—	ns	
		CLKAB HIGH	$\overline{\text{PERB}}$ valid	3.5	—	3.5	—	3	—	3	—	ns	
		$\overline{\text{GEN}}/\text{CHK HIGH}$	$\overline{\text{PERB}}$ not valid	3	—	3	—	3	—	3	—	ns	
tsu	Set-up Time PAx to LEAB	CLKAB LOW	$\overline{\text{PERB}}$ valid	3.5	—	3.5	—	3	—	3	—	ns	
		$\overline{\text{GEN}}/\text{CHK HIGH}$	$\overline{\text{PERB}}$ not valid	3	—	3	—	3	—	3	—	ns	
		CLKAB HIGH	$\overline{\text{PERB}}$ valid	3.5	—	3.5	—	3	—	3	—	ns	
		$\overline{\text{GEN}}/\text{CHK HIGH}$	$\overline{\text{PERB}}$ not valid	3	—	3	—	3	—	3	—	ns	
tsu	Set-up Time Bx to LEBA PBx to LEBA	CLKBA LOW	$\overline{\text{PERA}}$ valid	3.5	—	3.5	—	3	—	3	—	ns	
			$\overline{\text{PERA}}$ not valid	3	—	3	—	3	—	3	—	ns	
		CLKBA HIGH	$\overline{\text{PERA}}$ valid	3.5	—	3.5	—	3	—	3	—	ns	
			$\overline{\text{PERA}}$ not valid	3	—	3	—	3	—	3	—	ns	
tsk(O)	Output Skew ⁽⁴⁾			—	0.5	—	0.5	—	0.5	—	0.5	ns	

2916 tbl 11

SWITCHING CHARACTERISTICS OVER OPERATING RANGE (HOLD TIMES)

Symbol	Parameter	Condition ⁽¹⁾	FCT162511AT				FCT162511CT				Unit		
			Com'l.		Mil.		Com'l.		Mil.				
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.			
th	Hold Time HIGH or LOW Ax to LEAB, Bx to LEBA	CL = 50pF	1	—	1	—	1	—	1	—	1	—	ns
th	Hold Time HIGH or LOW PAx to LEAB	RL = 500Ω	1	—	1	—	1	—	1	—	1	—	ns
th	Hold Time HIGH or LOW PBx to LEBA		1	—	1	—	1	—	1	—	1	—	ns
th	Hold Time Ax to CLKAB, PAx to CLKAB		1	—	1	—	0	—	0	—	0	—	ns
th	Hold Time Bx to CLKBA, PBx to CLKBA		1	—	1	—	0	—	0	—	0	—	ns
tw	LEAB or LEBA Pulse Width HIGH ⁽²⁾		3	—	3	—	3	—	3	—	3	—	ns
tw	CLKAB or CLKBA Pulse Width HIGH or LOW ⁽²⁾		3	—	3	—	3	—	3	—	3	—	ns


NOTES:

- See test circuits and waveforms.
- This parameter is guaranteed but not tested.
- "Not valid" means the set-up time indicated is not sufficient to assure proper functioning of this output; however, the set-up time indicated will assure proper functioning of the A to B or B to A port respective to the indicated direction.
- Skew between any two outputs of the same package, switching in the same direction, excluding $\overline{\text{PERx}}$ in clocked mode, and Pxx (parity bits) and $\overline{\text{PERx}}$ in transparent/latched mode. This parameter is guaranteed by design.

2916 tbl 12

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS



2916 drw 05

SWITCH POSITION


Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open

DEFINITIONS:

C_L = Load capacitance: includes jig and probe capacitance.
 R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.


2916 Ink 13

SET-UP, HOLD AND RELEASE TIMES




2916 drw 06

PULSE WIDTH




2916 drw 07

PROPAGATION DELAY



2916 drw 08

ENABLE AND DISABLE TIMES




2916 drw 09

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_r \leq 2.5\text{ns}$; $t_s \leq 2.5\text{ns}$

ORDERING INFORMATION



2916 drw 10