

Integrated Device Technology, Inc.

# FAST CMOS UP/DOWN BINARY COUNTER

IDT54/74FCT191  
IDT54/74FCT191A


## FEATURES:

- IDT54/74FCT191 equivalent to FAST™ speed
- **IDT54/74FCT191A 35% faster than FAST**
- Equivalent to FAST output drive over full temperature and voltage supply extremes
- IOL = 48mA (commercial), 32mA (military)
- CMOS power levels (1mW typ. static)
- CMOS output level compatible
- Substantially lower input current levels than FAST (5μA max.)
- JEDEC standard pinout for DIP, LCC and SOIC
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B

## DESCRIPTION:

The IDT54/74FCT191 and IDT54/74FCT191A are reversible modulo-16 binary counters, featuring synchronous counting and asynchronous presetting and are built using an advanced dual metal CMOS technology. The preset feature allows the IDT54/74FCT191 and IDT54/74FCT191A to be used in programmable dividers. The count enable input, terminal count output and ripple clock output make possible a variety of methods of implementing multiusage counters. In the counting modes, state changes are initiated by the rising edge of the clock.

## FUNCTIONAL BLOCK DIAGRAMS





2616 drw 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.  
FAST is a trademark of National Semiconductor Co.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES**

**MAY 1992**

## PIN CONFIGURATIONS



## PIN DESCRIPTION

Pin Names	Description
$\overline{CE}$	Count Enable Input (Active LOW)
CP	Clock Pulse Input (Active Rising Edge)
P0-3	Parallel Data Inputs
$\overline{PL}$	Asynchronous Parallel Load Input (Active LOW)
$\overline{U/D}$	Up/Down Count Control Input
Q0-3	Flip-Flop Outputs
RC	Ripple Clock Output (Active LOW)
TC	Terminal Count Output (Active HIGH)

2616 tbl 05

## $\overline{RC}$ FUNCTION TABLE<sup>(2)</sup>

Inputs		Outputs	
$\overline{CE}$	CP	TC <sup>(1)</sup>	$\overline{RC}$
L		H	
H	X	X	H
X	X	L	H

2616 tbl 06

## MODE SELECT FUNCTION TABLE<sup>(2)</sup>

Inputs				Mode
$\overline{PL}$	$\overline{CE}$	$\overline{U/D}$	CP	
H	L	L	↑	Count Up
H	L	H	↑	Count Down
L	X	X	X	Preset (Asynchronous)
H	H	X	X	No Change (Hold)

### NOTES:

2616 tbl 07

- TC is generated internally.
- H = HIGH Voltage Level, L = LOW Voltage Level, X = Don't Care, ↑ = LOW-to-HIGH clock transition.

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Commercial	Military	Unit
V <sub>TERM</sub> <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
V <sub>TERM</sub> <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to V <sub>CC</sub>	-0.5 to V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	0.5	0.5	W
I <sub>OUT</sub>	DC Output Current	120	120	mA

NOTES: 2616 tbl 01

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed V<sub>CC</sub> by +0.5V unless otherwise noted.
- Inputs and V<sub>CC</sub> terminals.
- Outputs and I/O terminals.

### CAPACITANCE (T<sub>A</sub> = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	8	12	pF

- NOTE: 2616 tbl 02
- This parameter is guaranteed at characterization but not tested.

### DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: V<sub>LC</sub> = 0.2V; V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

Commercial: T<sub>A</sub> = 0°C to +70°C, V<sub>CC</sub> = 5.0V ± 5%; Military; T<sub>A</sub> = -55°C to +125°C, V<sub>CC</sub> = 5.0V ± 10%

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit	
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic HIGH Level	COM'L <sup>(5)</sup> MIL	2.0V	—	—	V
				3.0V	—	—	V
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic LOW Level	—	—	0.8	V	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max. V <sub>I</sub> = V <sub>CC</sub> V <sub>I</sub> = 2.7V V <sub>I</sub> = 0.5V V <sub>I</sub> = GND	—	—	5	μA	
I <sub>IL</sub>	Input LOW Current		—	—	5 <sup>(4)</sup>		
			—	—	-5 <sup>(4)</sup>		
			—	—	-5		
V <sub>IK</sub>	Clamp Diode Voltage	V <sub>CC</sub> = Min., I <sub>N</sub> = -18mA	—	-0.7	-1.2	V	
I <sub>OS</sub>	Short Circuit Current	V <sub>CC</sub> = Max. <sup>(3)</sup> , V <sub>O</sub> = GND	-60	-120	—	mA	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OH</sub> = -32μA	V <sub>HC</sub>	V <sub>CC</sub>	—	V	
		V <sub>CC</sub> = Min.	V <sub>HC</sub>	V <sub>CC</sub>	—		
		V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4	4.3	—		
			2.4	4.3	—		
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OL</sub> = 300μA	—	GND	V <sub>LC</sub>	V	
		V <sub>CC</sub> = Min.	—	GND	V <sub>LC</sub> <sup>(4)</sup>		
		V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	—	0.3	0.5		
			—	0.3	0.5		

NOTES: 2616 tbl 03

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- This parameter is guaranteed but not tested.
- Clock pin requires a minimum V<sub>IH</sub> of 2.7V.

**POWER SUPPLY CHARACTERISTICS**  $V_{LC} = 0.2V$ ,  $V_{HC} = V_{CC} - 0.2V$

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
I <sub>CC</sub>	Quiescent Power Supply Current	V <sub>CC</sub> = Max. V <sub>IN</sub> ≥ V <sub>HC</sub> ; V <sub>IN</sub> ≤ V <sub>LC</sub>		—	0.2	1.5	mA
ΔI <sub>CC</sub>	Quiescent Power Supply Current TTL Inputs HIGH	V <sub>CC</sub> = Max., V <sub>IN</sub> = 3.4V <sup>(3)</sup>		—	0.5	2.0	mA
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>(4)</sup>	V <sub>CC</sub> = Max., Outputs Open Preset Mode $\overline{PL} = \overline{CE} = \overline{U/D} = CP = GND$ One Input Toggling 50% Duty Cycle	V <sub>IN</sub> ≥ V <sub>HC</sub> V <sub>IN</sub> ≤ V <sub>LC</sub>	—	0.15	0.25	mA/ MHz
I <sub>C</sub>	Total Power Supply Current <sup>(6)</sup>	V <sub>CC</sub> = Max., Outputs Open Preset Mode $\overline{PL} = \overline{CE} = \overline{U/D} = CP = GND$ One Bit Toggling at f <sub>i</sub> = 5MHz 50% Duty Cycle	V <sub>IN</sub> ≥ V <sub>HC</sub> V <sub>IN</sub> ≤ V <sub>LC</sub> (FCT)	—	1.0	2.8	mA
			V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND	—	1.2	3.8	
		V <sub>CC</sub> = Max., Outputs Open Preset Mode $\overline{PL} = \overline{CE} = \overline{U/D} = CP = GND$ Four Bits Toggling at f <sub>i</sub> = 5MHz 50% Duty Cycle	V <sub>IN</sub> ≥ V <sub>HC</sub> V <sub>IN</sub> ≤ V <sub>LC</sub> (FCT)	—	3.2	6.5 <sup>(5)</sup>	
			V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND	—	4.2	10.5 <sup>(5)</sup>	

**NOTES:**

2616 tbl 04

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient.
- Per TTL driven input (V<sub>IN</sub> = 3.4V); all other inputs at V<sub>CC</sub> or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.
- I<sub>C</sub> = I<sub>QUIESCENT</sub> + I<sub>INPUTS</sub> + I<sub>DYNAMIC</sub>  
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_i)$   
 I<sub>CC</sub> = Quiescent Current  
 ΔI<sub>CC</sub> = Power Supply Current for a TTL High Input (V<sub>IN</sub> = 3.4V)  
 D<sub>H</sub> = Duty Cycle for TTL Inputs High  
 N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>  
 I<sub>CCD</sub> = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)  
 f<sub>CP</sub> = Clock Frequency for Register Devices (Zero for Non-Register Devices)  
 f<sub>i</sub> = Input Frequency  
 N<sub>i</sub> = Number of Inputs at f<sub>i</sub>  
 All currents are in milliamps and all frequencies are in megahertz.

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

Symbol	Parameter	Condition <sup>(1)</sup>	IDT54/74FCT191				IDT54/74FCT191A				Unit
			Com'l.		Mil.		Com'l.		Mil.		
			Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	
tPLH tPHL	Propagation Delay CP to Q <sub>n</sub>	CL = 50pF RL = 500Ω	2.5	12.0	1.5	16.0	2.5	7.8	1.5	10.5	ns
tPLH tPHL	Propagation Delay CP to TC		3.0	14.0	2.0	16.0	3.0	11.8	2.0	12.2	ns
tPLH tPHL	Propagation Delay CP to $\overline{RC}$		2.5	8.5	1.5	12.5	2.5	8.5	1.5	10.0	ns
tPLH tPHL	Propagation Delay $\overline{CE}$ to $\overline{RC}$		2.0	8.0	2.0	8.5	2.0	7.2	2.0	8.0	ns
tPLH tPHL	Propagation Delay $\overline{U/D}$ to $\overline{RC}$		4.0	20.0	4.0	22.5	4.0	13.0	4.0	14.7	ns
tPLH tPHL	Propagation Delay $\overline{U/D}$ to TC		3.0	11.0	3.0	13.0	3.0	7.2	3.0	8.5	ns
tPLH tPHL	Propagation Delay P <sub>n</sub> to Q <sub>n</sub>		2.0	14.0	1.5	16.0	2.0	9.1	1.5	10.4	ns
tPLH tPHL	Propagation Delay $\overline{PL}$ to Q <sub>n</sub>		3.0	13.0	3.0	14.0	3.0	8.5	3.0	9.1	ns
tsu	Set-up Time, HIGH or LOW P <sub>n</sub> to $\overline{PL}$		5.0	—	6.0	—	4.0	—	5.0	—	ns
th	Hold Time, HIGH or LOW P <sub>n</sub> to $\overline{PL}$		1.5	—	1.5	—	1.5	—	1.5	—	ns
tsu	Set-up Time LOW $\overline{CE}$ to CP		10.0	—	10.5	—	9.0	—	9.5	—	ns
th	Hold Time LOW $\overline{CE}$ to CP		0	—	0	—	0	—	0	—	ns
tsu	Set-up Time, HIGH or LOW $\overline{U/D}$ to CP		12.0	—	12.0	—	10.0	—	10.0	—	ns
th	Hold Time, HIGH or LOW $\overline{U/D}$ to CP		0	—	0	—	0	—	0	—	ns
tw	$\overline{PL}$ Pulse Width LOW		6.0	—	8.5	—	5.5	—	8.0	—	ns
tw	CP Pulse Width HIGH or LOW		5.0	—	7.0	—	4.0 <sup>(3)</sup>	—	6.0	—	ns
tREM	Recovery Time $\overline{PL}$ to CP	6.0	—	7.5	—	5.0	—	6.5	—	ns	

**NOTES:**

1. See test circuit and waveform.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not tested.


2616 tbl 08

## TIMING WAVEFORMS

### Typical load, count, and inhibit sequences

Illustrated below is the following sequence:


- Load (preset) to binary thirteen
- Count up to fourteen, fifteen (maximum), zero, one and two
- Inhibit
- Count down to one, zero (minimum), fifteen, fourteen and thirteen



2616 drw 05

## TEST CIRCUITS AND WAVEFORMS

### TEST CIRCUITS FOR ALL OUTPUTS



### SWITCH POSITION


Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open

#### DEFINITIONS:


CL = Load capacitance: includes jig and probe capacitance.  
RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.

2616 tbi 09


### SET-UP, HOLD AND RELEASE TIMES




### PULSE WIDTH



### PROPAGATION DELAY



### ENABLE AND DISABLE TIMES




#### NOTES:

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- Pulse Generator for All Pulses: Rate  $\leq 1.0$  MHz;  $Z_o \leq 50\Omega$ ;  $t_f \leq 2.5$ ns;  $t_r \leq 2.5$ ns.

2616 drw 04

## ORDERING INFORMATION



2616 drw 03