



Integrated Device Technology, Inc.

512K (64K x 8-BIT or 64K x 9-BIT) CMOS STATIC RAM MODULE

IDT 7M812
IDT 7M912

FEATURES:

- High-density 512K-bit CMOS static RAM module
- 64K x 8 (IDT7M812) or 64K x 9 (IDT7M912) configuration
- Fast access times
 - Military: 35ns (max.)
 - Commercial: 25ns (max.)
- Low power consumption
 - Active: 2.4W (typ. in 64K x 8 organization)
 - Standby: 240μW (typ. in 64K x 8 organization)
- Utilizes 8 (IDT7M812) or 9 (IDT7M912) IDT7187 high-performance 64K x 1 CMOS static RAMs produced with IDT's advanced CEMOS™ technology
- CEMOS process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Assembled with IDT's high-reliability vapor phase solder reflow process
- Available in 40-pin, 600 mil center sidebrake DIP, achieving very high memory density
- Single 5V(±10%) power supply
- Dual V_{CC} and GND pins for maximum noise immunity
- Inputs and outputs directly TTL-compatible
- Modules available with semiconductor components compliant to MIL-STD-883, Class B
- Finished modules tested at Room, Hot and Cold temperatures for all AC and DC parameters

DESCRIPTION:

The IDT7M812/IDT7M912 are 512K-bit high-speed CMOS static RAMs constructed on a multi-layered ceramic substrate using 8 IDT7187 64K x 1 static RAMs (IDT7M812) or 9 IDT7187 static RAMs (IDT7M912) in leadless chip carriers. Extremely high speeds are achievable by the use of IDT7187s fabricated in IDT's high-performance, high-reliability technology, CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides the fastest 64K static RAMs available.


The IDT7M812/IDT7M912 are available with access times as fast as 25ns commercial and 35ns military temperature range, with maximum operating power consumption of only 6.9W (IDT7M912, 64K x 9 option). The module also offers a standby power mode of less than 3.2W (max.) and a full standby mode of 1.2W (max.).

The IDT7M812/IDT7M912 are offered in a high-density 40-pin, 600 mil center sidebrake DIP to take full advantage of the compact IDT7187s in leadless chip carriers. The IDT7M912 (64K x 9) option can provide more flexibility in system application for error detection, parity bit, etc.


All inputs and outputs of the IDT7M812/IDT7M912 are TTL-compatible and operate from a single 5V supply. (NOTE: Both V_{CC} pins need to be connected to the 5V supply and both GND pins need to be grounded for proper operation.) Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation, and providing access and cycles times for ease of use.

All IDT military module semiconductor components are compliant to the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

PIN CONFIGURATION



FUNCTIONAL BLOCK DIAGRAM



PIN NAMES

A ₀ -A ₁₅	Address
D ₀ -D ₈	Data Input
Y ₀ -Y ₈	Data Output
CS	Chip Select
WE	Write Enable
V _{CC}	Power
GND	Ground

13

NOTES:

1. Both V_{CC} pins need to be connected to the 5V supply and both GND pins need to be grounded for proper operation.
2. Pin 18 is D₈ and pin 23 is Y₈ in 64K x 9 (IDT7M912) option and both 18 and 23 are NC in 64K x 8 (IDT7M812) option.
3. For module dimensions, please refer to module drawing M5 in the packaging section.

CEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

JANUARY 1989

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +155	°C
I _{OUT}	DC Output Current	50	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

GRADE	AMBIENT TEMPERATURE	GND	V _{CC}
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

RECOMMENDED DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	-	6.0	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	-	0.8	V

NOTE:

1. V_{IL} = -3.0V for pulse width less than 20ns.

DC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5.0V ± 10%, T_A = -55°C to +125°C and 0°C to +70°C)

SYMBOL	PARAMETER	TEST CONDITIONS	IDT7M912				IDT7M812 ⁽³⁾ ⁽⁴⁾				UNIT
			MIN.	TYP.	MAX. ⁽³⁾	MAX. ⁽⁴⁾	MIN.	TYP.	MAX. ⁽³⁾	MAX. ⁽⁴⁾	
I _{I1}	Input Leakage Current	V _{CC} = 5.5V; V _{IN} = GND to V _{CC}	-	-	20	20	-	-	20	20	µA
I _{LO1}	Output Leakage Current	V _{CC} = 5.5V CS = V _{IH} , V _{OUT} = GND to V _{CC}	-	-	20	20	-	-	20	20	µA
I _{CC1}	Operating Power Supply Current	CS = V _{IL} , Output Open Min. Duty Cycle = 100%	-	540	1080	1260	-	480	960	1120	mA
I _{CC2}	Dynamic Operating Current	Min. Duty Cycle = 100% Output Open	-	540	1080	1530	-	480	960	1360	mA
I _{SB}	Standby Power Supply Current	CS ≥ V _{IH} Min. Duty Cycle = 100%	-	270	450	585	-	240	400	520	mA
I _{SB1}	Full Standby Power Supply Current	CS ≥ V _{CC} - 0.2V V _{IN} ≥ V _{CC} - 0.2V or ≤ 0.2V	-	0.2	180 ⁽²⁾	225	-	0.05	160 ⁽²⁾	200	mA
V _{OL}	Output Low Voltage	I _{OL} = 10mA, V _{CC} = Min.	-	-	0.5	0.5	-	-	0.5	0.5	V
		I _{OL} = 8mA, V _{CC} = Min.	-	-	0.4	0.4	-	-	0.4	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -4mA, V _{CC} = Min.	2.4	-	-	-	2.4	-	-	-	V

NOTES:

1. Typical limits are at V_{CC} = 5.0V, +25°C.
2. I_{SB1} (max.) of IDT7M812/912 at commercial temperature = 80mA/90mA.
3. t_{AA} = 30, 35, 45, 55ns
4. t_{AA} = 25ns

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	10ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2 and 3




Figure 1. Output Load




Figure 2. Output Load
(for t_{HZ} , t_{LZ} , t_{WZ} and t_{OW})


* Including scope and jig

AC ELECTRICAL CHARACTERISTICS


($V_{CC} = 5V \pm 10\%$, $T_A = -55^\circ C$ to $+125^\circ C$ and $0^\circ C$ to $+70^\circ C$)

SYMBOL	PARAMETER	7M912S25 7M812S25		7M912S30 7M812S30		7M912S35 7M812S35		7M912S45 7M812S45		7M912S55 7M812S55		7M912S65 7M812S65		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
READ CYCLE														
t_{RC}	Read Cycle Time	25	-	30	-	35	-	45	-	55	-	65	-	ns
t_{AA}	Address Access Time	-	25	-	30	-	35	-	45	-	55	-	65	ns
t_{ACS}	Chip Select Access Time	-	25	-	30	-	35	-	45	-	55	-	65	ns
t_{OH}	Output Hold from Address Change	5	-	5	-	5	-	5	-	5	-	5	-	ns
t_{LZ}	Chip Selection to Output in Low Z	5	-	5	-	5	-	5	-	5	-	5	-	ns
t_{HZ}	Chip Deselection to Output in High Z	-	20	-	25	-	25	-	30	-	30	-	30	ns
t_{PU}	Chip Selection to Power Up Time	0	-	0	-	0	-	0	-	0	-	0	-	ns
t_{PD}	Chip Selection to Power Down Time	-	25	-	30	-	35	-	35	-	35	-	35	ns
WRITE CYCLE														
t_{WC}	Write Cycle Time	25	-	30	-	35	-	45	-	55	-	65	-	ns
t_{CW}	Chip Selection to End of Write	23	-	28	-	35	-	40	-	50	-	55	-	ns
t_{AW}	Address Valid to End of Write	23	-	28	-	35	-	40	-	50	-	55	-	ns
t_{AS}	Address Set-up Time	3	-	3	-	5	-	5	-	5	-	5	-	ns
t_{WP}	Write Pulse Width	20	-	25	-	30	-	30	-	35	-	40	-	ns
t_{WR}	Write Recovery Time	0	-	0	-	0	-	0	-	0	-	0	-	ns
t_{DW}	Data Valid to End of Write	15	-	20	-	20	-	25	-	25	-	30	-	ns
t_{DH}	Data Hold Time	5	-	5	-	5	-	5	-	5	-	5	-	ns
t_{WZ}	Write Enable to Output in High Z	0	20	0	25	0	25	0	30	0	30	0	35	ns
t_{OW}	Output Active from End of Write	0	-	0	-	0	-	0	-	0	-	0	-	ns

TIMING WAVEFORM OF READ CYCLE NO. 1 ^(1,2)




TIMING WAVEFORM OF READ CYCLE NO. 2 ^(1,3)




NOTES:

1. WE is high for READ cycle.
2. CS is low for READ cycle.
3. Address valid prior to or coincident with CS transition low.
4. Transition is measured $\pm 200mV$ from steady state voltage with specified loading in Figure 2. This parameter is sampled, not 100% tested.
5. All READ cycle timings are referenced from the last valid address to the first transitioning address.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (\overline{WE} CONTROLLED TIMING)^(1, 2, 3, 7)



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (\overline{CS} CONTROLLED TIMING)^(1, 2, 3, 5)



NOTES:

1. \overline{WE} or \overline{CS} must be high during all address transitions.
2. A write occurs during the overlap (t_{WP}) of a low \overline{CS} and a low \overline{WE} .
3. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the \overline{CS} low transition occurs simultaneously with or after the \overline{WE} low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 500\text{mV}$ from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.

TRUTH TABLE

MODE	\overline{CS}	\overline{WE}	OUTPUT	POWER
Standby	H	X	High Z	Standby
Read	L	H	DATA _{OUT}	Active
Write	L	L	High Z	Active

CAPACITANCE ($T_A = +25^\circ\text{C}$, $f = 1.0\text{MHz}$)

SYMBOL	TEST	CONDITIONS	TYP.	UNIT
C_{IN}	Input Capacitance	$V_{IN} = 0V$	80	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0V$	15	pF

NOTE:

1. This parameter is sampled and not 100% tested.

ORDERING INFORMATION

