. Jdt
Integrated Device Technology. Inc.

# 256K (32K x 8-BIT) CMOS STATIC RAM MODULE

## **IDT7M856S**

### FEATURES:

- · High-density 256K (32K x 8-bit) CMOS static RAM module
- Equivalent to JEDEC standard for future monolithic 32K x 8 static RAMs
- High-speed 40ns (max.) commercial; 55ns (max.) military
- Low-power consumption; typically less than 1W operating. less than 1mW in standby
- Utilizes IDT7198s—high-performance 64K static RAMs produced with advanced CEMOS™ technology
- · CEMOS process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Assembled with IDT's high-reliability vapor phase solder reflow process
- Pin compatible with IDT7M864 (8K x 8 SRAM module)
- Offered in the JEDEC standard 28-pin, 600 mil wide ceramic sidebraze DIP
- Single 5V (±10%) power supply
- Inputs and outputs directly TTL-compatible
- · Modules available with semiconductor components 100% screened to MIL-STD-883, Class B
- Finished modules tested at Room. Hot and Cold temperatures for all AC and DC parameters as per customer requirements

### **DESCRIPTION:**

The IDT7M856 is a 256K (32,768 x 8-bit) high-speed static RAM constructed on a co-fired ceramic substrate using four IDT7198 (16,384 x 4) static RAMs in leadless chip carriers. Functional equivalence to proposed monolithic 256K static RAMs is achieved by utilization of an on-board decoder, used as an inverter, that interprets the higher order address A14 to select two of the four 16K x 4 RAMs. Extremely fast speeds can be achieved with this technique due to use of 64K static RAMs and the decoder fabricated in IDT's high-performance, high-reliability CEMOS technology.


The IDT8M856 is available with maximum access times as fast as 40ns for commercial and 55ns for military temperature ranges, with maximum power consumption of only 2 watts. The circuit also offers a reduced power standby mode. When CS goes high, the circuit will automatically go to a standby mode with power consumption of only 1.1mW (max.). Substantially lower power levels can be achieved in a full standby mode (440mW max.).

The IDT8M856 is offered in a 28-pin, 600 mil center sidebraze DIP. This provides four times the density of the IDT7M864 (8K x 8 module) in the same socket with only minor pin assignment changes. In addition, the JEDEC standard for 256K monolithic pinouts has been adhered to, allowing for compatibility with future monolithics

All inputs and outputs of the IDT7M856 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry is used requiring no clocks or refreshing for operation, and provides equal access and cycle times for ease of use.


All IDT military module semiconductor components are 100% processed to the test methods of MIL-STD-883 Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

### **PIN CONFIGURATION**



ADDRESSES
DATA INPUT/OUTPUT
CHIP SELECT
POWER
WRITE ENABLE
OUTPUT ENABLE
GROUND

# FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

#### MILITARY AND COMMERCIAL TEMPERATURE RANGES

TOP VIEW

### **ABSOLUTE MAXIMUM RATING(1)**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	v
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-10 to +85	-65 to +135	°C
Т <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	4.0	4.0	w
IOUT	DC Output Current	50	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	-	6.0	v
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	v

NOTE: 1. V<sub>IL</sub> min = -3.0V pulse width less than 20ns.

## DC ELECTRICAL CHARACTERISTICS (V\_{CC} = 5V $\pm$ 10%, T\_A = $\,$ -55°C to +125°C and 0°C to +70°C)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP.(1)	MAX.	UNIT
I <sub>LI</sub>	Input Leakage Current	$V_{CC}$ = 5.5V, $V_{IN}$ = 0V to $V_{CC}$			15	μA
II <sub>LO</sub>	Output Leakage Current	$V_{CC} = 5.5V$ , $\overline{CS} = V_{IH}$ , $V_{OUT} = 0V$ to $V_{CC}$	_	_	15	μA
I <sub>CC1</sub>	Operating Power Supply Current	$\overline{CS}$ = V <sub>IL</sub> , Output Open, V <sub>CC</sub> = 5.5V, f = 0	-	190	380	mA
I <sub>CC2</sub>	Dynamic Operating Current	$\overline{CS}$ = V <sub>IL</sub> , Output Open, V <sub>CC</sub> = 5.5V, f = f Max.	-	190	380	mA
I <sub>SB</sub>	Standby Power Supply Current	$\overline{CS} \ge V_{IH}$ (TTL Level), $V_{CC}$ = 5.5V, Output Open		90	200	mA
I <sub>SB1</sub>	Full Standby Power Supply Current	$\label{eq:constraint} \begin{array}{ c c } \overline{CS} \geq V_{CC} - 0.2V \mbox{ (CMOS Level)} \\ V_{IN} \geq V_{CC} - 0.2V \mbox{ or } \leq 0.2V \end{array}$		0.2	80(2)	mA
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 10mA, V_{CC} = 4.5V$ $I_{OL} = 8mA, V_{CC} = 4.5V$	=	_	0.5 0.4	v
V <sub>он</sub>	Output High Voltage	I <sub>OH</sub> = -4mA, V <sub>CC</sub> = 4.5V	2.4			v


NOTES:

1.  $V_{CC} = 5V$ ,  $T_A = +25^{\circ}C$ 

2. I<sub>SB1</sub> at commercial temperature = 60mA.

### AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2






Figure 1. Output Load

Figure 2. Output Load (for t<sub>HZ</sub>, t<sub>LZ</sub>, t<sub>WZ</sub>, and t<sub>OW</sub>)

\*Including scope and jig


# AC CHARACTERISTICS (V<sub>CC</sub> = 5V $\pm$ 10%, T<sub>A</sub> = 0°C to +70°C)

SYMBOL	PARAMETER	IDT7M MIN.	856S40 MAX.	IDT7M MIN.	856S50 MAX.	IDT7M MIN.	856S60 MAX.	IDT7M MIN.	856S70 MAX.	IDT7M MIN.	856S85 MAX.	UNITS
READ CYC	CLE											
t <sub>RC</sub>	Read Cycle Time	40	_	50		60		70		85		ns
t <sub>AA</sub>	Address Access Time		40		50		60		70		85	ns
t <sub>ACS</sub>	Chip Select Access Time	_	40	-	50	-	55		65	-	80	ns
t <sub>CLZ</sub>	Chip Select to Output in Low Z	5		5		5		5		5		ns
t <sub>OE</sub>	Output Enable to Output Valid	-	30		35	-	40		45	—	55	ns
t <sub>oLZ</sub>	Output Enable to Output in Low Z	5		5		5		5	_	5		ns
t <sub>CHZ</sub>	Chip Select to Output in High Z		15		15	-	20		25		30	ns
t <sub>онz</sub>	Output Disable to Output in High Z		15		15	-	20		25		30	ns
t <sub>он</sub>	Output Hold from Address Change	5		5		5		5		5		ns
t <sub>PU</sub>	Chip Select to Power Up Time	0	_	0	_	0	_	0	_	0		ns
t <sub>PD</sub>	Chip Deselect to Power Down Time		40	—	50	_	60		70	—	85	ns
WRITE CY	CLE											
t <sub>wc</sub>	Write Cycle Time	40		50		60	_	70		85		ns
t <sub>CW</sub>	Chip Select to End of Write	35	_	45		50	—	60	_	75	_	ns
t <sub>AW</sub>	Address Valid to End or Write	35		45		50		60		75		ns
t <sub>AS</sub>	Address Setup Time	5	-	5		10		10		10	—	ns
t <sub>wP</sub>	Write Pulse Width	30		35		40	_	45		50		ns
t <sub>WR</sub>	Write Recovery Time	0		0		0		0	_	0		ns
t <sub>wHZ</sub>	Write Enable to Output High Z		20		20		25		30		40	ns
t <sub>DW</sub>	Data to Write Time Overlap	20		20	_	25		30		40		ns
t <sub>DH</sub>	Data Hold from Write Time	5	_	5	_	5	_	5	_	5	_	ns
tow	Output Active from End of Write	5		5		5		5		5		ns


7

SYMBOL	PARAMETER	IDT7N MIN.	1856S55 MAX.	IDT7M MIN.	856S65 MAX.	IDT7M MIN.	856S75 MAX.	IDT7M MIN.	856S90 MAX.	IDT7M MIN.	856S100 MAX.	UNITS
READ CYC	CLE					<b>.</b>						
t <sub>RC</sub>	Read Cycle Time	55		65		75		90		100		ns
t <sub>AA</sub>	Address Access Time	-	55	-	65		75	-	90	-	100	ns
t <sub>ACS</sub>	Chip Select Access Time	-	55	-	55	-	65	-	80	—	90	ns
t <sub>CLZ</sub>	Chip Select to Output in Low Z	5	_	5	— .	5		5		5	-	ns
t <sub>OE</sub>	Output Enable to Output Valid	-	40	-	45	-	50		60	-	65	ns
t <sub>OLZ</sub>	Output Enable to Output in Low Z	5		5	_	5		5		5		ns
t <sub>CHZ</sub>	Chip Select to Output in High Z	-	20	—	25	-	30		35		40	ns
t <sub>OHZ</sub>	Output Disable to Output in High Z	-	20	-	25	-	30		35		40	ns
t <sub>он</sub>	Output Hold from Address Change	5		5	_	5		5		5	-	ns
t <sub>PU</sub>	Chip Select to Power Up Time	0		0		0		0		0	-	ns
t <sub>PD</sub>	Chip Deselect to Power Down Time	-	55	-	65	—	75		90	—	100	ns
WRITE CY	CLE									•		
twc	Write Cycle Time	55	-	65		75		90		100	-	ns
t <sub>cw</sub>	Chip Select to End of Write	50		55		65		75		85		ns
t <sub>AW</sub>	Address Valid to End of Write	50		55		65		75		85		ns
t <sub>AS</sub>	Address Setup Time	5		10		10		15		15		ns
twp	Write Pulse Width	40		45		45		50		55		ns
twR	Write Recovery Time	0	-	0		0		0		0		ns
t <sub>wHZ</sub>	Write Enable to Output High Z	-	25		30	-	40		50	_	50	ns
t <sub>DW</sub>	Data to Write Time Overlap	25	-	30		35		45		45		ns
t <sub>DH</sub>	Data Hold from Write Time	5		5		5		5		5		ns
tow	Output Active from End of Write	5		5		5		5		5		ns


## TIMING WAVEFORM OF READ CYCLE NO. 1(1)



### TIMING WAVEFORM OF READ CYCLE NO. 2(1,2,4)



### TIMING WAVEFORM OF READ CYCLE NO. 3(1,3,4)



#### NOTES:


1. WE is High for Read Cycle.

- 2. Device is continuously selected,  $\overline{CS} = V_{IL}$
- 3. Address valid prior to or coincident with CS transition low.

4. OE = VIL.


5. Transition is measured ±200mV from steady state. This parameter is sampled and not 100% tested.

### TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED)(1)





### TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED)(1,6)



#### NOTES:

- 1.  $\overline{\text{WE}}$  or  $\overline{\text{CS}}$  must be high during all address transitions.
- 2. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}$ .
- 3.  $t_{WB}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of the write cycle.
- 4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the CS low transition occurs simultaneously with the WE low transitions or after the WE transition, outputs remain in a high impedance state.
- 6.  $\overline{OE}$  is continuously low ( $\overline{OE} = V_{IL}$ ).
- 7. DATA OUT is the same phase of write data of this write cycle.
- 8. If CS is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 9. Transition is measured  $\pm$ 200mV from steady state. This parameter is sampled and not 100% tested.

MODE	CS	ŌĒ	WE	OUTPUT	POWER
Standby	н	x	х	High Z	Standby
Read	L	L	н	D <sub>OUT</sub>	Active
Read	L	н	н	High Z	Active
Write	L	х	L	D <sub>IN</sub>	Active

#### **TRUTH TABLE**

### CAPACITANCE (T<sub>A</sub> = +25°C, f = 1.0MHz)

SYMBOL	PARAMETER <sup>(1)</sup>	CONDITIONS	TYP.	UNIT
CIN	Input Capacitance	V <sub>IN</sub> = 0V	35	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	26	pF

NOTE:

1. This parameter is sampled and not 100% tested.

