



Integrated Device Technology, Inc.


64K (8K x 8) CMOS STATIC RAMPAK

IDT7M864 IDT8M864

FEATURES:

- Equivalent to JEDEC standard 8K x 8 monolithic RAM
- 8,192 x 8 CMOS static RAM module complete with decoder and decoupling capacitor
- High-speed 65 (commercial only) 75/85/120/150/200ns (equal access and cycle times)
- Low power consumption, less than 1 watt maximum
- Two pinout options (64K EPROM & 64K static RAM)
- Utilizes IDT6116s — high performance 16K RAMs produced with advanced CEMOS™I technology
- CEMOS I process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Single 5V ($\pm 10\%$) power supply
- Input and output directly TTL-compatible
- Static operation: no clocks or refresh required
- Military modules available with semiconductor components 100% screened to MIL-STD-883 Class B

64K RAMPAK



The IDT7M864/IDT8M864 are available with access times as fast as 65ns for commercial and 75ns for military temperature ranges, with maximum power consumption of only 990mW. The circuit also offers a reduced power standby mode. When \overline{CS}_1 high and/or \overline{CS}_2 (7M864) goes low, the circuit will automatically go to, and remain in, a standby mode as long as these conditions are held. In the standby mode, the module consumes less than 440mW. Substantially lower power levels can be achieved in the I_{SB1} mode (less than 20mW max.) and 2V data retention mode (less than 3mW max.) - see "DC Characteristics" and "Data Retention Characteristics" for details.

DESCRIPTION:


The IDT7M864/IDT8M864 are 64K (8,192 x 8 bit) high speed static RAMs constructed on a ceramic substrate using 4 IDT6116 (2,048 x 8) static RAMs in leadless chip carriers. Functional equivalence to a monolithic 64K static RAM is achieved by utilization of an on-board decoder circuit that interprets the higher order addresses A_{11} and A_{12} to select one of the four 2Kx8 RAMs. Extremely fast speeds can be achieved with this technique due to use of the IDT6116 fabricated in IDT's high performance, high-reliability technology — CEMOS™I. This state-of-the-art technology, combined with innovative circuit design techniques, provides the fastest 16K static RAMs available.

Pinout of the IDT8M864 is equivalent to the 64K EPROMs (no connect on pin 26), ideal for applications requiring easy micro-code changes during prototyping. The IDT7M864's pinout is compatible with monolithic 64K static RAMs (\overline{CS}_2 on pin 26).


All inputs and outputs of the IDT7M864/IDT8M864 are TTL-compatible and operate from a single 5V supply, thus simplifying system designs. Full asynchronous circuitry is used, requiring no clocks or refreshing for operation, and provides equal access and cycle times for ease of use.

All IDT module semiconductor components are processed in compliance to the test methods of MIL-STD-883, as shown on back of data sheet, making them ideally, suited for applications demanding the highest level of performance and reliability.

PIN CONFIGURATIONS



FUNCTIONAL BLOCK DIAGRAM



PIN NAMES

$A_0 - A_{12}$	ADDRESS	\overline{WE}	WRITE ENABLE
$I/O_1 - I/O_8$	DATA INPUT/OUTPUT	\overline{OE}	OUTPUT ENABLE
$\overline{CS}_1, \overline{CS}_2$	CHIP SELECT	GND	GROUND
V_{CC}	POWER		

CEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

JUNE 1985

TRUTH TABLE

MODE	\overline{CS}_1	CS_2	\overline{OE}	\overline{WE}	I/O OPERATION
Standby	H	X	X	X	High Z
Standby	X	L	X	X	High Z
Read	L	H	L	H	D_{OUT}
Read	L	H	H	H	High Z
Write	L	H	X	L	D_{IN}

RECOMMENDED DC OPERATING CONDITIONS

(T_A = -55°C to +125°C and 0°C to +70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	3.5	6.0	V
V _{IL}	Input Low Voltage	-0.5 *	—	.65	V
C _L	Output Load	—	—	100	pF
TTL	Output Load	—	—	1	—

*V_{IL} min = -1.0V for pulse width less than 20ns.DC ELECTRICAL CHARACTERISTICS (V_{CC} = 5V ± 10%, T_A = -55°C to +125°C and 0°C to +70°C)

SYMBOL	PARAMETER	TEST CONDITIONS	IDT7M864/8M864			UNIT
			MIN.	TYP. ⁽¹⁾	MAX.	
I _{LI}	Input Leakage Current	V _{CC} = 5.5V, V _{IN} = 0V to V _{CC}	—	—	15	μA
I _{LO}	Output Leakage Current	\overline{OE} or $\overline{CS}_1 \geq V_{IH}$, or $CS_2 \leq V_{IL}$, V _{OUT} = 0V to V _{CC}	—	—	15	μA
I _{CC}	Operating Power Supply Current	$\overline{CS}_1 \leq V_{IL}$, $CS_2 \geq V_{IH}$, Output Open	—	65	180	mA
I _{CC1}	Dynamic Operating Current	Min. Duty Cycle = 100%	—	65	180	mA
I _{SB}	Standby Power Supply Current	$\overline{CS}_1 \geq V_{IH}$, or $CS_2 \leq V_{IL}$	—	20	80	mA
I _{SB1}	Full Standby Power Supply Current	$\overline{CS}_1 \geq V_{CC} - 0.2V$, and/or $CS_2 \leq 0.2V$ V _{IN} ≥ V _{CC} - 0.2V or ≤ 0.2V	—	.016	3.6 ⁽²⁾	mA
V _{OL}	Output Low Voltage	I _{OL} = 4mA	—	—	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -1mA	2.4	—	—	V

1. V_{CC} = 5V, T_A = 25°C2. I_{SB1}max at commercial temperature = 1.0 mAABSOLUTE MAXIMUM RATINGS⁽¹⁾

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-10 to +85	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
P _T	Power Dissipation	4.0	4.0	W
I _{OUT}	DC Output Current	50	50	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	10ns
Input and Output Timing Reference Levels	1.5V
Output Load	1 TTL Gate and C _L = 100pF (including scope and jig)

CAPACITANCE (T_A = 25°C, f = 1.0MHz)


SYMBOL	ITEM	CONDITIONS	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V	28	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	33	pF

NOTE: This parameter is sampled and not 100% tested.


AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_A = -55^\circ C$ to $+125^\circ C$ and $0^\circ C$ to $+70^\circ C$)

SYMBOL	PARAMETER	IDT7M/ 8M864L65 COMMERCIAL ONLY		IDT7M/ 8M864L75		IDT7M/ 8M864L85		IDT7M/ 8M864L120		IDT7M/ 8M864L150		IDT7M/ 8M864L200		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
READ CYCLE														
t_{RC}	Read Cycle Time	65	—	75	—	85	—	120	—	150	—	200	—	ns
t_{AA}	Address Access Time	—	65	—	75	—	85	—	120	—	150	—	200	ns
t_{ACS}	Chip Select Access Time	—	65	—	75	—	85	—	120	—	150	—	200	ns
t_{CLZ}	Chip Selection to Output in Low Z	5	—	5	—	5	—	5	—	5	—	5	—	ns
t_{OE}	Output Enable to Output Valid	—	50	—	55	—	65	—	65	—	80	—	100	ns
t_{OLZ}	Output Enable to Output in Low Z	0	—	0	—	0	—	0	—	0	—	0	—	ns
t_{CHZ}	Output Deselection to Output in High Z	—	40	—	50	—	55	—	70	—	70	—	80	ns
t_{OHZ}	Chip Disable to Output in High Z	—	30	—	35	—	40	—	40	—	40	—	50	ns
t_{OH}	Output Hold from Address Change	0	—	0	—	0	—	0	—	0	—	0	—	ns
WRITE CYCLE														
t_{WC}	Write Cycle Time	65	—	75	—	85	—	120	—	150	—	200	—	ns
t_{CW}	Chip Selection to End of Write	55	—	65	—	65	—	80	—	100	—	120	—	ns
t_{AW}	Address Valid to End of Write	60	—	70	—	70	—	85	—	100	—	120	—	ns
t_{AS}	Address Setup Time	10	—	15	—	15	—	15	—	20	—	20	—	ns
t_{WP}	Write Pulse Width	40	—	45	—	55	—	55	—	70	—	90	—	ns
t_{WR}	Write Recovery Time	5	—	5	—	10	—	10	—	10	—	10	—	ns
t_{OHZ}	Output Disable to Output in High Z	—	30	—	35	—	40	—	40	—	40	—	50	ns
t_{WHZ}	Write to Output in High Z	0	35	0	40	0	50	0	50	0	60	0	60	ns
t_{DW}	Data to Write Time Overlap	25	—	30	—	30	—	30	—	35	—	40	—	ns
t_{DH}	Data Hold from Write Time	5	—	10	—	10	—	10	—	10	—	10	—	ns
t_{OW}	Output Active from End of Write	0	—	0	—	0	—	0	—	0	—	5	—	ns

TIMING WAVEFORM OF READ CYCLE NO. 1 ^(1,2,4)




TIMING WAVEFORM OF READ CYCLE NO. 2 ^(1,3)




- NOTES:
- \overline{WE} is high for READ cycle.
 - Device is continuously selected, $\overline{CS}_1 = V_{IL}$, $\overline{CS}_2 = V_{IH}$ (7M864 only).
 - Address valid prior to or coincident with \overline{CS}_1 transition low, \overline{CS}_2 transition high (7M864 only).
 - $\overline{OE} = V_{IL}$.
 - Transition is measured $\pm 500mV$ from steady state. This parameter is sampled and not 100% tested.
 - For any given speed grade, operating voltage, and temperature, t_{CHZ} will be less than or equal to t_{CLZ} .


TIMING WAVEFORM OF READ CYCLE NO. 3 ^(1,3,4)



TIMING WAVEFORMS OF WRITE CYCLE 1⁽¹⁾



WRITE CYCLE 2^(1,6)




- NOTES: 1. \overline{WE} or \overline{CS} must be high during all address transitions.
 2. A write occurs during the overlap (t_{WP}) of a low \overline{CS}_1 , or high \overline{CS}_2 (7M864 only) and a low \overline{WE} .
 3. t_{WR} is measured from the earlier of \overline{CS}_1 or \overline{WE} going high or \overline{CS}_2 going low to the end of write cycle.
 4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 5. If the \overline{CS}_1 low transition or \overline{CS}_2 high transition occurs simultaneously with the \overline{WE} low transitions or after the \overline{WE} transition, outputs remain in a high impedance state.
 6. \overline{OE} is continuously low ($\overline{OE} = V_{IL}$).
 7. D_{OUT} is the same phase of write data of this write cycle.
 8. D_{OUT} is the read data of next address.
 9. If \overline{CS}_1 is low or \overline{CS}_2 is high during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
 10. Transition is measured $\pm 500\text{mV}$ from steady state. This parameter is sampled and not 100% tested.

LOW V_{CC} DATA RETENTION CHARACTERISTICS ($T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$ and 0°C to $+70^\circ\text{C}$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP. ⁽¹⁾	MAX. COMM.	MAX. MIL.	UNIT
V_{DR}	V_{CC} for Data Retention		2.0	—	—	—	V
I_{CCDR}	Data Retention Current	$\overline{CS}_1 \geq V_{CC} - 0.2\text{V}$, $\overline{CS}_2 \leq 0.2\text{V}$	—	2.0 ⁽²⁾	350 ⁽²⁾	1200 ⁽²⁾	μA
t_{CDR}	Chip Deselect to Data Retention Time	$V_{IN} \geq V_{CC} - 0.2\text{V}$ or $\leq 0.2\text{V}$	0	—	—	—	ns
t_R	Operation Recovery Time		t_{RC} ⁽⁴⁾	—	—	—	ns

- NOTES: 1. $T_A = 25^\circ\text{C}$ 3. at $V_{CC} = 3\text{V}$
 2. at $V_{CC} = 2.0\text{V}$ 4. t_{RC} = Read Cycle Time

LOW V_{CC} DATA RETENTION WAVEFORM



*Low V_{CC} data retention achieved by the indicated \overline{CS}_1 waveform or \overline{CS}_2 waveform.

NORMALIZED TYPICAL PERFORMANCE CHARACTERISTICS

