

28(+1) Channel High-Density T1/E1/J1 Line Interface Unit IDT82P2828

Version 2 January 11, 2007

6024 Silver Creek Valley Road, San Jose, California 95138 Telephone: 1-800-345-7015 or 408-284-8200• TWX: 910-338-2070 • FAX: 408-284-2775 Printed in U.S.A. © 2005 Integrated Device Technology, Inc.

DISCLAIMER

Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other rights, of Integrated Device Technology, Inc.

LIFE SUPPORT POLICY

Integrated Device Technology's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of IDT.

1. Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any components of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Table of Contents

TABI	LE OF	CONTENTS	3
LIST	OF TA	ABLES	7
LIST	OF FI	IGURES	8
FEA	TURES	S	
		- 10NS	
		-ion	
		AGRAM	
		SIGNMENT	
		SCRIPTION	
		IONAL DESCRIPTION	
		/ E1 / J1 MODE SELECTION	
3.		CEIVE PATH	
	3.2		
		3.2.1.1 Receive Differential Mode	
		3.2.1.2 Receive Single Ended Mode	
	3.2		
		3.2.2.1 Line Monitor	
		3.2.2.2 Receive Sensitivity	
	3.2		
	3.2		
	3.2		
	3.2		
	3.2		
3.		ANSMIT PATH	
	3.3	J	
	3.3		
	3.3		
	3.3		
		3.3.4.1 Preset Waveform Template	
	<u>.</u>	3.3.4.2 User-Programmable Arbitrary Waveform	
	3.3	3.5 Line Driver 3.3.5.1 Transmit Over Current Protection	
	^ ^ ^		
	3.3		
		3.3.6.1 Transmit Differential Mode3.3.6.2 Transmit Single Ended Mode	
	3.3	5	
	3.3 3.3		
ე			
3.	.4 JII	TER ATTENUATOR (RJA & TJA)	42

	3.5	DIAGN	OSTIC FACILITIES	43
		3.5.1	Bipolar Violation (BPV) / Code Violation (CV) Detection and BPV Insertion	43
			3.5.1.1 Bipolar Violation (BPV) / Code Violation (CV) Detection	
			3.5.1.2 Bipolar Violation (BPV) Insertion	
		3.5.2	Excessive Zeroes (EXZ) Detection	43
		3.5.3	Loss of Signal (LOS) Detection	
			3.5.3.1 Line LOS (LLOS)	44
			3.5.3.2 System LOS (SLOS)	45
			3.5.3.3 Transmit LOS (TLOS)	
		3.5.4	Alarm Indication Signal (AIS) Detection and Generation	47
			3.5.4.1 Alarm Indication Signal (AIS) Detection	
			3.5.4.2 (Alarm Indication Signal) AIS Generation	
		3.5.5	PRBS, QRSS, ARB and IB Pattern Generation and Detection	
			3.5.5.1 Pattern Generation	
			3.5.5.2 Pattern Detection	49
		3.5.6	Error Counter	50
			3.5.6.1 Automatic Error Counter Updating	50
			3.5.6.2 Manual Error Counter Updating	
		3.5.7	Receive /Transmit Multiplex Function (RMF / TMF) Indication	
			3.5.7.1 RMFn Indication	
			3.5.7.2 TMFn Indication	
		3.5.8	Loopback	54
			3.5.8.1 Analog Loopback	54
			3.5.8.2 Remote Loopback	55
			3.5.8.3 Digital Loopback	56
			3.5.8.4 Dual Loopback	57
		3.5.9	Channel 0 Monitoring	59
			3.5.9.1 G.772 Monitoring	59
			3.5.9.2 Jitter Measurement (JM)	60
	3.6	CLOCK	INPUTS AND OUTPUTS	61
		3.6.1	Free Running Clock Outputs on CLKT1/CLKE1	61
		3.6.2	Clock Outputs on REFA/REFB	62
			3.6.2.1 REFA/REFB in Clock Recovery Mode	
			3.6.2.2 Frequency Synthesizer for REFA Clock Output	62
			3.6.2.3 Free Run Mode for REFA Clock Output	
			3.6.2.4 REFA/REFB Driven by External CLKA/CLKB Input	62
			3.6.2.5 REFA and REFB in Loss of Signal (LOS) or Loss of Clock Condition	62
			3.6.2.6 Cascading Recovered Clocks of Multiple Devices	66
		3.6.3	MCLK, Master Clock Input	67
		3.6.4	XCLK, Internal Reference Clock Input	67
	3.7	INTERF	RUPT SUMMARY	68
4	MIS	CELLAN	IEOUS	70
	4.1	RESET		
		4.1.1	Power-On Reset	
		4.1.2	Hardware Reset	

		4.1.3 Global Software Reset	
		4.1.4 Per-Channel Software Reset	
		MICROPROCESSOR INTERFACE	
		POWER UP	
		HITLESS PROTECTION SWITCHING (HPS) SUMMARY	
5	PRC	OGRAMMING INFORMATION	75
	5.1	REGISTER MAP	75
		5.1.1 Global Register	
	- 0	5.1.2 Per-Channel Register	
	5.2	REGISTER DESCRIPTION	
		5.2.1 Global Register5.2.2 Per-Channel Register	
6	ΙТΛ		
U		JTAG INSTRUCTION REGISTER (IR)	
		JTAG INSTRUCTION REGISTER (IR)	
	0.2	6.2.1 Device Identification Register (IDR)	
		6.2.2 Bypass Register (BYP)	
		6.2.3 Boundary Scan Register (BSR)	121
	6.3	TEST ACCESS PORT (TAP) CONTROLLER	
7	THE	ERMAL MANAGEMENT	123
	7.1	JUNCTION TEMPERATURE	123
		EXAMPLE OF JUNCTION TEMPERATURE CALCULATION	
	7.3	HEATSINK EVALUATION	123
8	PH	YSICAL AND ELECTRICAL SPECIFICATIONS	124
	8.1	ABSOLUTE MAXIMUM RATINGS	124
		RECOMMENDED OPERATING CONDITIONS	
		DEVICE POWER CONSUMPTION AND DISSIPATION (TYPICAL) 1	
		DEVICE POWER CONSUMPTION AND DISSIPATION (MAXIMUM) 1	
		E1 RECEIVER ELECTRICAL CHARACTERISTICS	-
		T1/J1 RECEIVER ELECTRICAL CHARACTERISTICS	
		T1/J1 TRANSMITTER ELECTRICAL CHARACTERISTICS	-
) TRANSMITTER AND RECEIVER TIMING CHARACTERISTICS	
		1 CLKE1 TIMING CHARACTERISTICS	
		2 JITTER ATTENUATION CHARACTERISTICS	
		3 MICROPROCESSOR INTERFACE TIMING	
	-	8.13.1 Serial Microprocessor Interface	139
		8.13.2 Parallel Motorola Non-Multiplexed Microprocessor Interface	
		8.13.2.1 Read Cycle Specification	
		8.13.2.2 Write Cycle Specification	
		8.13.3 Parallel Intel Non-Multiplexed Microprocessor Interface	
		8.13.3.1 Read Cycle Specification	143



List of Tables

Table-1	Operation Mode Selection	29
Table-2	Impedance Matching Value in Receive Differential Mode	30
Table-3	Multiplex Pin Used in Receive System Interface	33
Table-4	Multiplex Pin Used in Transmit System Interface	35
Table-5	PULS[3:0] Setting in T1/J1 Mode	36
Table-6	PULS[3:0] Setting in E1 Mode	36
Table-7	Transmit Waveform Value for T1 0 ~ 133 ft	38
Table-8	Transmit Waveform Value for T1 133 ~ 266 ft	38
Table-9	Transmit Waveform Value for T1 266 ~ 399 ft	
	Transmit Waveform Value for T1 399 ~ 533 ft	
Table-11	Transmit Waveform Value for T1 533 ~ 655 ft	38
	Transmit Waveform Value for E1 75 ohm	
	Transmit Waveform Value for E1 120 ohm	
	Transmit Waveform Value for J1 0 ~ 655 ft	
Table-15	Impedance Matching Value in Transmit Differential Mode	39
	EXZ Definition	
Table-17	LLOS Criteria	44
	SLOS Criteria	
Table-19	TLOS Detection Between Two Channels	46
	AIS Criteria	
Table-21	RMFn Indication	52
	TMFn Indication	
Table-23	Clock Output on CLKT1	61
	Clock Output on CLKE1	
	Interrupt Summary	
	After Reset Effect Summary	
Table-27	Microprocessor Interface	71



List of Figures

Figure-1	Functional Block Diagram	12
Figure-2 6	640-Pin PBGA (Top View) - Outline	13
Figure-3 6	640-Pin PBGA (Top View) - Top Left	14
Figure-4 (640-Pin PBGA (Top View) - Top Right	15
	640-Pin PBGA (Top View) - Bottom Left	
	640-Pin PBGA (Top View) - Bottom Right	
	Switch between Impedance Matching Modes	
	Receive Differential Line Interface with Twisted Pair Cable (with transformer)	
•	Receive Differential Line Interface with Coaxial Cable (with transformer)	
	Receive Differential Line Interface with Twisted Pair Cable (transformer-less, non standard compliant)	
•	Receive Single Ended Line Interface with Coaxial Cable (with transformer)	
Figure-12	Receive Single Ended Line Interface with Coaxial Cable (transformer-less, non standard compliant)	
	Receive Path Monitoring	
	Transmit Path Monitoring	
•	DSX-1 Waveform Template	
	T1 Waveform Template Measurement Circuit	
•	E1 Waveform Template	
	E1 Waveform Template Measurement Circuit	
•	Transmit Differential Line Interface with Twisted Pair Cable (with Transformer)	
	Transmit Differential Line Interface with Coaxial Cable (with transformer)	
	Transmit Differential Line Interface with Twisted Pair Cable (transformer-less, non standard compliant)	
	Transmit Single Ended Line Interface with Coaxial Cable (with transformer)	
	Jitter Attenuator	
	LLOS Indication on Pins	
	TLOS Detection Between Two Channels	
Figure-26	Pattern Generation (1)	48
Figure-27	Pattern Generation (2)	48
Figure-28	PRBS / ARB Detection	49
Figure-29	IB Detection	50
Figure-30	Automatic Error Counter Updating	51
	Manual Error Counter Updating	
	Priority Of Diagnostic Facilities During Analog Loopback	
	Priority Of Diagnostic Facilities During Manual Remote Loopback	
	Priority Of Diagnostic Facilities During Digital Loopback	
	Priority Of Diagnostic Facilities During Manual Remote Loopback + Manual Digital Loopback	
	Priority Of Diagnostic Facilities During Manual Remote Loopback + Automatic Digital Loopback	
0	G.772 Monitoring	
0	Automatic JM Updating	
•	Manual JM Updating	
•	REFA Output Options in Normal Operation	
	REFA Output Options in Normal Operation	
	REFA Output options in Normal Operation	
-		
-	REFA Output in No CLKA Condition (When CLKA Is Selected)	
•	Three IDT82P2828 in Parallel	
•	Interrupt Service Process	
0	1+1 HPS Scheme, Differential Interface (Shared Common Transformer)	
⊢ıgure-48	1:1 HPS Scheme, Differential Interface (Individual Transformer)	73

Figure-49	1+1 HPS Scheme, E1 75 ohm Single-Ended Interface (Shared Common Transformer)	. 74
	JTAG Architecture	
Figure-51	JTAG State Diagram	122
	Transmit Clock Timing Diagram	
	CLKE1 Clock Timing Diagram	
	T1/J1 Jitter Tolerance Performance	
Figure-57	E1 Jitter Transfer Performance	138
Figure-58	T1/J1 Jitter Transfer Performance	138
Figure-59	Read Operation in Serial Microprocessor Interface	139
Figure-60	Write Operation in Serial Microprocessor Interface	139
Figure-61	Timing Diagram	140
Figure-62	Parallel Motorola Non-Multiplexed Microprocessor Interface Read Cycle	141
Figure-63	Parallel Motorola Non-Multiplexed Microprocessor Interface Write Cycle	142
Figure-64	Parallel Intel Non-Multiplexed Microprocessor Interface Read Cycle	143
Figure-65	Parallel Intel Non-Multiplexed Microprocessor Interface Write Cycle	144
Figure-66	Parallel Motorola Multiplexed Microprocessor Interface Read Cycle	145
Figure-67	Parallel Motorola Multiplexed Microprocessor Interface Write Cycle	146
Figure-68	Parallel Intel Multiplexed Microprocessor Interface Read Cycle	147
Figure-69	Parallel Intel Multiplexed Microprocessor Interface Write Cycle	148
	JTAG Timing	149

28(+1) Channel High-Density T1/E1/J1 Line Interface Unit

FEATURES

- Integrates 28+1 channels T1/E1/J1 short haul line interface units for 100 Ω T1, 120 Ω E1, 110 Ω J1 twisted pair cable and 75 Ω E1 coaxial cable applications
- ◆ Per-channel configurable Line Interface options
 - Supports various line interface options
 - Differential and Single Ended line interfaces
 - true Single Ended termination on primary and secondary side of transformer for E1 75 Ω coaxial cable applications
 - transformer-less for Differential interfaces
 - Fully integrated and software selectable receive and transmit termination
 - Option 1: Fully Internal Impedance Matching with integrated receive termination resistor
 - Option 2: Partially Internal Impedance Matching with common external resistor for improved device power dissipation
 - Option 3: External impedance Matching termination
 - Supports global configuration and per-channel configuration to T1, E1 or J1 mode

• Per-channel programmable features

- Provides T1/E1/J1 short haul waveform templates and userprogrammable arbitrary waveform templates
- Provides two JAs (Jitter Attenuator) for each channel of receiver and transmitter
- Supports AMI/B8ZS (for T1/J1) and AMI/HDB3 (for E1) encoding and decoding

Per-channel System Interface options

- Supports Single Rail, Dual Rail with clock or without clock and sliced system interface
- Integrated Clock Recovery for the transmit interface to recover transmit clock from system transmit data

Per-channel system and diagnostic functions

- Provides transmit driver over-current detection and protection with optional automatic high impedance of transmit interface
- Detects and generates PRBS (Pseudo Random Bit Sequence), ARB (Arbitrary Pattern) and IB (Inband Loopback) in either receive or transmit direction
- Provides defect and alarm detection in both receive and transmit directions.
 - Defects include BPV (Bipolar Violation) /CV (Code Violation) and EXZ (Excessive Zeroes)
 - Alarms include LLOS (Line LOS), SLOS (System LOS), TLOS (Transmit LOS) and AIS (Alarm Indication Signal)
- Programmable LLOS detection /clear levels. Compliant with ITU and ANSI specifications
- · Various pattern, defect and alarm reporting options
 - Serial hardware LLOS reporting (LLOS, LLOS0) for all 29 channels
 - Configurable per-channel hardware reporting with RMF/TMF (Receive /Transmit Multiplex Function)
 - Register access to individual registers or 16-bit error counters

- Supports Analog Loopback, Digital Loopback and Remote Loopback
- Supports T1.102 line monitor
- Channel 0 monitoring options
 - Channel 0 can be configured as monitoring channel or regular channel to increase capacity
 - Supports all internal G.772 Monitoring for Non-Intrusive Monitoring of any of the 28 channels of receiver or transmitter
 - Jitter Measurement per ITU 0.171
- Hitless Protection Switching (HPS) without external Relays
 - · Supports 1+1 and 1:1 hitless protection switching
 - Asynchronous hardware control (OE, RIM) for fast global high impedance of receiver and transmitter (hot switching between working and backup board)
 - · High impedance transmitter and receiver while powered down
 - Per-channel register control for high impedance, independent for receiver and transmitter

Clock Inputs and Outputs

- + Flexible master clock (N x 1.544 MHz or N x 2.048 MHz) (1 \leq N \leq 8, N is an integer number)
- Two selectable reference clock outputs
 - from the recovered clock of any of the 29 channels
 - from external clock input
 - from device master clock
- Integrated clock synthesizer can multiply or divide the reference clock to a wide range of frequencies: 8 KHz, 64 KHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 19.44 MHz and 32.768 MHz
- Cascading is provided to select a single reference clock from multiple devices without the need for any external logic

Microprocessor Interface

 Supports Serial microprocessor interface and Parallel Intel / Motorola Non-Multiplexed /Multiplexed microprocessor interface

Other Key Features

- IEEE1149.1 JTAG boundary scan
- Two general purpose I/O pins
- 3.3 V I/O with 5 V tolerant inputs
- 3.3 V and 1.8 V power supply
- Package: 640-pin TEPBGA (31 mm X 31 mm)

• Applicable Standards

- AT&T Pub 62411 Accunet T1.5 Service
- ANSI T1.102, T1.403 and T1.231
- Bellcore TR-TSY-000009, GR-253-CORE and GR-499-CORE
- ETSI CTR12/13
- ETS 300166 and ETS 300 233
- G.703, G.735, G.736, G.742, G.772, G.775, G.783 and G.823
- 0.161
- ITU I.431 and ITU 0.171

APPLICATIONS

- SDH/SONET multiplexers
- Central office or PBX (Private Branch Exchange)
- Digital access cross connects
- Remote wireless modules
- Microwave transmission systems

DESCRIPTION

The IDT82P2828 is a 28+1 channels high-density T1/E1/J1 short haul Line Interface Unit. Each channel of the IDT82P2828 can be independently configured. The configuration is performed through a Serial or Parallel Intel/Motorola Non-Multiplexed /Multiplexed microprocessor interface.

In the receive path, through a Single Ended or Differential line interface, the received signal is processed by an adaptive Equalizer and then sent to a Slicer. Clock and data are recovered from the digital pulses output from the Slicer. After passing through an enabled or disabled Receive Jitter Attenuator, the recovered data is decoded using B8ZS/ AMI/HDB3 line code rule in Single Rail NRZ Format mode and output to the system, or output to the system without decoding in Dual Rail NRZ Format mode and Dual Rail RZ Format mode. In the transmit path, the data to be transmitted is input on TDn in Single Rail NRZ Format mode or TDPn/TDNn in Dual Rail NRZ Format mode and Dual Rail RZ Format mode, and is sampled by a transmit reference clock. The clock can be supplied externally from TCLKn or recovered from the input transmit data by an internal Clock Recovery. A selectable JA in Tx path is used to de-jitter gapped clocks. To meet T1/E1/J1 waveform standards, five preset T1 templates and two E1 templates, as well as an arbitrary waveform generator are provided. The data through the Waveform Shaper, the Line Driver and the Tx Transmitter is output on TTIPn and TRINGn.

Alarms (including LOS, AIS) and defects (including BPV, EXZ) are detected in both receive line side and transmit system side. AIS alarm, PRBS, ARB and IB patterns can be generated /detected in receive / transmit direction for testing purpose. Analog Loopback, Digital Loopback and Remote Loopback are all integrated for diagnostics.

Channel 0 is a special channel. Besides normal operation as the other 28 channels, channel 0 also supports G.772 Monitoring and Jitter Measurement per ITU O.171.

A line monitor function per T1.102 is available to provide a Non-Intrusive Monitoring of channels of other devices.

JTAG per IEEE 1149.1 is also supported by the IDT82P2828.

BLOCK DIAGRAM




Figure-1 Functional Block Diagram

1 PIN ASSIGNMENT

Figure-2 shows the outline of the pin assignment. For a clearer description, four segments are divided in this figure and the details of each are shown from Figure-3 to Figure-6.




Figure-2 640-Pin PBGA (Top View) - Outline

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
A	GNDA	VDDA	TTIP24	TTIP23	TTIP22	TRING 22	TCLK28/ TDN28	TD27/ TDP27	RDN27/ RMF27	TCLK26/ TDN26	TD25/ TDP25	RDN25/ RMF25	TCLK24/ TDN24	TD23/ TDP23	RDN23/ RMF23	A
В	GNDA	VDDA	TRING 24	TRING 23	GNDT	GNDT	TDN28/ TMF28	RCLK28/ RMF28	RD27/ RDP27	TDN26/ TMF26	RCLK26/ RMF26	RD25/ RDP25	TDN24/ TMF24	RCLK24/ RMF24	RD23/ RDP23	В
С	TTIP25	VDDT 25	VDDT 24	VDDT 23	GNDT	VDDT 22	TD28/ TDP28	RDN28/ RMF28	TCLK27/ TDN27	TD26/ TDP26	RDN26/ RMF26	TCLK25/ TDN25	TD24/ TDP24	RDN24/ RMF24	TCLK23/ TDN23	С
D	TRING 25	GNDT	RTIP24	RTIP23	RRING 23	RTIP22	NC	RD28/ RDP28	TDN27/ TMF27	RCLK27 RMF27	RD26/ RDP26	TDN25/ TMF25	RCLK25/ RMF25	RD24/ RDP24	TDN23/ TMF23	D
Е	TRING 26	GNDT	RRING 24	VDDR 23	VDDR 22	(RRING 22	VDDIO	VDDIO	NC	VDDIO	VDDIO	VDDIO	NC	VDDD	VDDD	E
F	TTIP26	VDDT 26	VDDR 24	RRING 25	VDDR 25	GNDA	GNDA	GNDA	NC	GNDD	GNDD	GNDD	GNDD	GNDD	GNDD	F
G	TRING 27	VDDT 27	VDDR 26	RTIP25	RRING 26	GNDA	\bigcirc				\bigcirc					G
Н	TTIP27	VDDT 28	VDDR 28	VDDR 27	RTIP26	GNDA										Н
J	TTIP28	TRING 28	GNDT	RRING 27	GNDT	GNDA										J
К	TRINGO	VDDTO	GNDT	RTIP27	GNDT	GNDA										K
L	TTIPO	VDDT1	GNDT	VDDA	RRING 28	GNDA										L
М	TTIP1	(TRING1	GNDT	VDDA	RTIP28	GNDA						GNDD	GNDD	GNDD	GNDD	М
Ν	TRING2	VDDT2	RRINGO	VDDR0	VDDR1	GNDA						GNDD	GNDD	GNDD	GNDD	Ν
Ρ	TTIP2	VDDT3	RTIPO	VDDR2	(RRING1)	GNDA						GNDD	GNDD	GNDD	GNDD	Ρ
R	TTIP3	TRING3	VDDT4	VCOM0	RTIP1	GNDA						GNDD	GNDD	GNDD	GNDD	R
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	

Figure-3 640-Pin PBGA (Top View) - Top Left

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	٦
A	TDN22/ TMF22	RCLK22 RMF22	RD21/ RDP21	TDN20/ TMF20	RCLK20/ RMF20	RD19/ RDP19	TDN18/ TMF18	RCLK18/ RMF18	RD17/ RDP17	TDN16/ TMF16	RCLK16/ RMF16	RD15/ RDP15	RCLK15/ RMF15	GNDA	GNDA	A
В	TD22/ TDP22	RDN22/ RMF22	TCLK21/ TDN21	TD20/ TDP20	RDN20/ RMF20	TCLK19/ TDN19	TD18/ TDP18	RDN18/ RMF18	TCLK17/ TDN17	TD16/ TDP16	RDN16/ RMF16	TCLK15/ TDN15	RDN15/ RMF15	GNDA	GNDA	В
С	RCLK23 RMF23	RD22/ RDP22	TDN21/ TMF21	RCLK21 RMF21	RD20/ RDP20	TDN19/ TMF19	RCLK19 RMF19	RD18/ RDP18	TDN17/ TMF17	RCLK17	RD16/ RDP16	TDN15/ TMF15	NC	NC	TRING 21	С
D	NC	TCLK22 TDN22	TD21/ TDP21	RDN21/ RMF21	TCLK20/ TDN20	TD19/ TDP19	RDN19/ RMF19	TCLK18/ TDN18	TD17/ TDP17	RDN17/ RMF17	TCLK16/ TDN16	TD15/ TDP15	GNDT	REF	TTIP21	D
Е	VDDD	VDDD	VDDD	VDDD	NC	VDDIO	VDDIO	VDDIO	VDDIO	VDDIO	VDDR20	VDDR21	RRING 21	VDDT21	TRING 20	E
F	GNDD	GNDD	GNDD	GNDD	GNDD	GNDD	GNDD	GNDD	GNDD	GNDA	RRING 20	VDDR19	RTIP21	VDDT20	TTIP20	F
G		Ŭ	Ŭ			Ú	<u> </u>		Ú	GNDA	RTIP20	VDDR18	VDDT19	TRING 19	TTIP19	G
Н										GNDA	NC	RRING 19	GNDT	GNDT	TRING 18	н
J										GNDA	VDDA	RTIP19	GNDT	VDDT18	TTIP18	J
К										GNDA	RRING 18	VDDA	RRING 17	VDDT17	TRING 17	к
L										GNDA	RTIP18	VDDA	RTIP17	VDDT16	TTIP17	L
М	GNDD	GNDD	GNDD	GNDD)					GNDA	VDDA	RRING 16	GNDT	TRING 16	TTIP16	М
Ν	GNDD	GNDD	GNDD	GNDD)					GNDA	VDDR17	RTIP16	GNDT	GNDT	TRING 15	N
Ρ	GNDD	GNDD	GNDD	GNDD)					GNDA	RRING 15	VDDR16	VCOM1	VDDT15	TTIP15	Р
R	GNDD	GNDD	GNDD	GNDD)					GNDA	RTIP15	VDDR15	RRING 14	VDDT14	TRING 14	R
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	L

Figure-4 640-Pin PBGA (Top View) - Top Right

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
Т	(TRING4)	GNDT	RRING2	VDDA	(VDDR3)	GNDA						GNDD	GNDD	GNDD	GNDD	Т
U	TTIP4	GNDT	RTIP2	RRING3	(VDDR4)	GNDA						GNDD	GNDD	GNDD	GNDD	U
V	TTIP5	TRING5	VDDT5	RTIP3	(RRING4	GNDA						GNDD	GNDD	GNDD	GNDD	V
W	TRING6	VDDT6	RRING5	VDDA	RTIP4	GNDA						GNDD	GNDD	GNDD	GNDD	W
Y	TTIP6	VDDT7	RTIP5	RRING6	VDDA	GNDA							Ú	<u> </u>		Y
AA	TTIP7	TRING7	GNDT	RTIP6	RRING7	GNDA										AA
AB	GNDA	GNDT	VDDR5	VDDR6	RTIP7	GNDA										AB
AC	TD1/ TDP1	TDN1/ TMF1	TCLK1/ TDN1	RD1/ RDP1	VDDR7	GNDA										AC
AD	RDN1/ RMF1	RCLK1/ RMF1	TD2/ TDP2	TDN2/ TMF2	VDDA	GNDA										AD
AE	TCLK2/ TDN2	RD2/ RDP2	RDN2/ RMF2	RCLK2/ RMF2	TMS	GNDA	GNDD	GNDD	VDDIO	VDDIO	VDDD	GNDD	GNDD	VDDD	VDDIO	AE
AF	TD3/ TDP3	TDN3/ TMF3	TCLK3/ TDN3	TRST	TDI	ТСК	TDO	NC	GPI00	GPI01	TEHWE	ТЕНЖ				AF
AG	RD3/ RDP3	TD4/ TDP4	RDN4/ RMF4	TCLK5/ TDN5	TD6/ TDP6	RDN6/ RMF6	TCLK7/ TDN7	TD0/ TDP0	RDN0/ RMF0	RST	D4	DO	(A7)	A3	ALE/AS	AG
AH	RDN3/ RMF3	RCLK3/ RMF3	RD4/ RDP4	TDN5/ TMF5	RCLK5/ RMF5	RD6/ RDP6	TDN7/ TMF7	RCLK7/ RMF7	RD0/ RDP0	RIM	D5	D1	A8	A4	A0	AH
AJ	GNDA	VDDA	TCLK4/ TDN4	TD5/ TDP5	RDN5/ RMF5	TCLK6/ TDN6	TD7/ TDP7	RDN7/ RMF7	TCLK0/ TDN0	OE	D6	D2	(A9)	A5	A1	AJ
AK	GNDA	VDDA	TDN4/ TMF4	RCLK4/ RMF4	RD5/ RDP5	TDN6/ TMF6	RCLK6/ RMF6	RD7/ RDP7	TDN0/ TMF0	RCLK0/ RMF0	D7	D3	A10	A6	A2	AK
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
					_											

Figure-5 640-Pin PBGA (Top View) - Bottom Left




Figure-6 640-Pin PBGA (Top View) - Bottom Right

2 PIN DESCRIPTION

Name	I/O	Pin No. ¹	Description						
			Line Interface						
RTIPn RRINGn (n=0~28)	Input	P3, R5, U3, V4, W5, Y3, AA4, AB5, AE28, AE26, AC27, AA26, W28, V26, T28, R26, N27, L28, L26, J27, G26, F28, D6, D4, D3, G4, H5, K4, M5 N3, P5, T3, U4, V5, W3, Y4, AA5, AD28, AD26, AB27, Y26, W27, U26, R28, P26, M27, K28, K26, H27, F26, E28, E6, D5, E3, F4, G5, J4, L5	RTIPn / RRINGn: Receive Bipolar Tip/Ring for Channel 0 ~ 28 The receive line interface supports both Receive Differential mode and Receive Single Ended mode. In Receive Differential mode, the received signal is coupled into RTIPn and RRINGn via a 1:1 transformer or without a transformer (transformer-less). In Receive Single Ended mode, RRINGn should be left open. The received signal is input on RTIPn via a 2:1 (step down) transformer or without a transformer (transformer-less). These pins will become High-Z globally or channel specific in the following conditions: • Global High-Z: • Connecting the RIM pin to low; • Loss of MCLK • During and after power-on reset, hardware reset or global software reset; • Per-channel High-Z • Receiver power down by writing '1' to the R_OFF bit (b5, RCF0,)						
TTIPn TRINGn (n=0~28)	Output	L1, M1, P1, R1, U1, V1, Y1, AA1, AF30, AD30, AB30, AA30, W30, U30, T30, P30, M30, L30, J30, G30, F30, D30, A5, A4, A3, C1, F1, H1, J1 K1, M2, N1, R2, T1, V2, W1, AA2, AE30, AC30, AB29, Y30, V30, U29, R30, N30, M29, K30, H30, G29, E30, C30, A6, B4, B3, D1, E1, G1, J2	 TTIPn / TRINGn: Transmit Bipolar Tip /Ring for Channel 0 ~ 28 The transmit line interface supports both Transmit Differential mode and Transmit Single Ended mode. In Transmit Differential mode, TTIPn outputs a positive differential pulse while TRINGn outputs a negative differential pulse. The pulses are coupled to the line side via a 1:2 (step up) transformer or without a transformer (transformer-less). In Transmit Single Ended mode, TRINGn should be left open (it is shorted to ground internally). The signal presented at TTIPn is output to the line side via a 1:2 (step up) transformer. These pins will become High-Z globally or channel specific in the following conditions: Global High-Z: Connecting the OE pin to low; Loss of MCLK; During and after power-on reset, hardware reset or global software reset; Per-channel High-Z Writing '0' to the OE bit (b6, TCF0,)²; Loss of TCLKn in Transmit Single Rail NRZ Format mode or Transmit Dual Rail NRZ Format mode, except that the channel is in Remote Loopback or transmit internal pattern with XCLK³; Transmitter power down by writing '1' to the T_OFF bit (b5, TCF0,); Per-channel software reset; The THZ_OC bit (b4, TCF0,) is set to '1' and the transmit driver over-current is detected. 						

Note:

1. The pin number of the pins with the footnote 'n' is listed in order of channel (CH0 ~ CH28).

The content in the brackets indicates the position and the register name of the preceding bit. After the register name, if the punctuation '...' is followed, this bit is in a per-channel register. If there is no punctuation following the address, this bit is in a global register or in a channel 0 only register. The addresses and details are included in Chapter 5 Programming Information.
 XCLK is derived from MCLK. It is 1.544 MHz in T1/J1 mode or 2.048 MHz in E1 mode.

Name	1/0	Pin No.	Description
			System Interface
RDn / RDPn (n=0~28)	Output	AH9, AC4, AE2, AG1, AH3, AK5, AH6, AK8, AK20, AH21, AK23, AH24, AK26, AH27, AH29, A27, C26, A24, C23, A21, C20, A18, C17, B15, D14, B12, D11, B9, D8	RDn: Receive Data for Channel 0 ~ 28 When the receive system interface is configured to Single Rail NRZ Format mode, this multi- plex pin is used as RDn. The decoded NRZ data is updated on the active edge of RCLKn. The active level on RDn is selected by the RD_INV bit (b3, RCF1,). When the receiver is powered down, RDn will be in High-Z state or low, as selected by the RHZ bit (b6, RCF0,).
			 RDPn: Positive Receive Data for Channel 0 ~ 28 When the receive system interface is configured to Dual Rail NRZ Format mode, Dual Rail RZ Format mode or Dual Rail Sliced mode, this multiplex pin is used as RDPn. In Receive Dual Rail NRZ Format mode, the un-decoded NRZ data is output on RDPn and RDNn and updated on the active edge of RCLKn. In Receive Dual Rail RZ Format mode, the un-decoded RZ data is output on RDPn and RDNn and updated on the active edge of RCLKn. In Receive Dual Rail Sliced mode, the raw RZ sliced data is output on RDPn and RDNn. For Receive Differential line interface, an active level on RDPn indicates the receipt of a positive pulse on RTIPn and a negative pulse on RRINGn; while an active level on RDNn indicates the receipt of a negative pulse on RTIPn and a positive pulse on RRINGn. For Receive Single Ended line interface, an active level on RDPn indicates the receipt of a positive pulse on RTIPn; while an active level on RDPn indicates the receipt of a negative pulse on RTIPn. The active level on RDPn and RDNn is selected by the RD_INV bit (b3, RCF1,). When the receiver is powered down, RDPn and RDNn will be in High-Z state or low, as selected by the RHZ bit (b6, RCF0,).
RDNn / RMFn (n=0~28)	Output	AG9, AD1, AE3, AH1, AG3, AJ5, AG6, AJ8, AJ20, AG21, AJ23, AG24, AJ26, AG27, AH30, B28, B26, D25, B23, D22, B20, D19, B17, A15, C14, A12, C11, A9, C8	 RDNn: Negative Receive Data for Channel 0 ~ 28 When the receive system interface is configured to Dual Rail NRZ Format mode, Dual Rail RZ Format mode or Dual Rail Sliced mode, this multiplex pin is used as RDNn. (Refer to the description of RDPn for details). RMFn: Receive Multiplex Function for Channel 0 ~ 28 When the receive system interface is configured to Single Rail NRZ Format mode, this multiplex pin is used as RMFn. RMFn is configured by the RMF_DEF[2:0] bits (b7~5, RCF1,) and can indicate PRBS/ARB, LAIS, LEXZ, LBPV, LEXZ+LBPV, LLOS, output recovered clock (RCLK) or XOR output of positive and negative sliced data. Refer to Section 3.5.7.1 RMFn Indication for details. The output on RMFn is updated on the active edge of RCLKn. The active level of RMFn is always high. When the receiver is powered down, RMFn will be in High-Z state or low, as selected by the RHZ bit (b6, RCF0,).

Name	I/O	Pin No.	Description
RCLKn / RMFn (n=0~28)	Output	AK10, AD2, AE4, AH2, AK4, AH5, AK7, AH8, AH20, AK22, AH23, AK25, AH26, AK28, AG29, A28, A26, C25, A23, C22, A20, C19, A17, C16, B14, D13, B11, D10, B8	 RCLKn: Receive Clock for Channel 0 ~ 28 When the receive system interface is configured to Single Rail NRZ Format mode, Dual Rail NRZ Format mode or Dual Rail RZ Format mode, this multiplex pin is used as RCLKn. RCLKn outputs a 1.544 MHz (in T1/J1 mode) or 2.048 MHz (in E1 mode) clock which is recovered from the received signal. The data output on RDn and RMFn (in Receive Single Rail NRZ Format mode) or RDPn/RDNn (in Receive Dual Rail NRZ Format mode, Receive Dual Rail RZ Format mode and Receive Dual Rail Sliced) is updated on the active edge of RCLKn. The active edge is selected by the RCK_ES bit (b4, RCF1,). In LLOS condition, RCLKn output high or XCLK, as selected by the RCKH bit (b7, RCF0,) (refer to Section 3.5.3.1 Line LOS (LLOS) for details). When the receive is powered down, RCLKn will be in High-Z state or low, as selected by the RHZ bit (b6, RCF0,). RMFn: Receive Multiplex Function for Channel 0 ~ 28 When the receive system interface is configured to Dual Rail Sliced mode, this multiplex pin is used as RMFn. (Refer to the description of RMFn of the RDNn/RMFn multiplex pin for details).
LLOS	Output	AF17	LLOS: Receive Line Loss Of Signal LLOS synchronizes with the output of CLKE1 and can indicate the LLOS (Line LOS) status of all 29 channels in a serial format. When the clock output on CLKE1 is enabled, LLOS indicates the LLOS status of the 29 chan- nels in a serial format and repeats every twenty-nine cycles. Channel 0 is positioned by LLOS0. Refer to the description of LLOS0 below for details. LLOS is updated on the rising edge of CLKE1 and is always active high. When the clock output of CLKE1 is disabled, LLOS will be held in High-Z state. (Refer to Section 3.5.3.1 Line LOS (LLOS) for details.)
LLOS0	Output	AF18	LLOS0: Receive Line Loss Of Signal for Channel 0 LLOS0 can indicate the position of channel 0 on the LLOS pin. When the clock output on CLKE1 is enabled, LLOS0 pulses high for one CLKE1 clock cycle to indicate the position of channel 0 on the LLOS pin. When CLKE1 outputs 8 KHz clock, LLOS0 pulses high for one 8 KHz clock cycle (125 µs) every twenty-nine 8 KHz clock cycles; when CLKE1 outputs 2.048 MHz clock, LLOS0 pulses high for one 2.048 MHz clock cycle (488 ns) every twenty-nine 2.048 MHz clock cycles. LLOS0 is updated on the rising edge of CLKE1. When the clock output on CLKE1 is disabled, LLOS0 will be held in High-Z state. (Refer to Section 3.5.3.1 Line LOS (LLOS) for details.)

Name	I / O	Pin No.			Description			
TDn / TDPn (n=0~28)	Input	AG8, AC1, AD3, AF1, AG2, AJ4, AG5, AJ7, AJ19, AG20, AJ22, AG23, AJ25, AG26, AJ28, D27, B25, D24, B22, D21, B19, D18, B16, A14, C13, A11, C10, A8, C7	plex pin is used a TDn accepts Sing TCLKn. The active level o TDPn: Positive T When the transmi RZ Format mode, In Transmit Dual TDNn and sample In Transmit Dual I	it system interfa s TDn. gle Rail NRZ dat in TDn is selecte fransmit Data f it system interfa , this multiplex p Rail NRZ Form ed on the active Rail RZ Format i	ce is configured to Single R ta. The data is sampled into ed by the TD_INV bit (b3, To or Channel 0 ~ 28 ce is configured to Dual Ra in is used as TDPn. lat mode, the pre-encoded edge of TCLKn.	il NRZ Format mode or Dual Rail NRZ data is input on TDPn and data is input on TDPn and TDNn.		
			TDPn	TDNn	Output Pulse on TTIPn	Output Pulse on TRINGn *		
			0	0	Space	Space		
			0 1 Negative Pulse Positive Pul					
			1	Negative Pulse				
			1	1	Space	Space		
				-	nterface, TRINGn should be op			
TDNn / TMFn (n=0~28)	Input / Output	AK9, AC2, AD4, AF2, AK3, AH4, AK6, AH7, AH19, AK21, AH22, AK24, AH25, AK27, AH28, C27, A25, C24, A22, C21, A19, C18, A16, D15, B13, D12, B10, D9, B7	TDNn: Negative Transmit Data for Channel 0 ~ 28 When the transmit system interface is configured to Dual Rail NRZ Format mode, this multi plex pin is used as TDNn. (Refer to the description of TDPn for details).					
TCLKn / TDNn (n=0~28)	Input	AJ9, AC3, AE1, AF3, AJ3, AG4, AJ6, AG7, AG19, AJ21, AG22, AJ24, AG25, AJ27, AG28, B27, D26, B24, D23, B21, D20, B18, D17, C15, A13, C12, A10, C9, A7	TCLKn: Transmit Clock for Channel 0 ~ 28 When the transmit system interface is configured to Single Rail NRZ Format mode or Dua Rail NRZ Format mode, this multiplex pin is used as TCLKn. TCLKn inputs a 1.544 MHz (in T1/J1 mode) or 2.048 MHz (in E1 mode) clock.					

Name	I/O	Pin No.		Description					
	· · ·		Clock						
MCLK	Input	AK19	MCLK: Master Clock Input MCLK provides a stable reference timing for the IDT82P2828. MCLK should be a jitter-free clock with \pm 32 ppm (in T1/J1 mode) or \pm 50 ppm (in E1 mode) accuracy. The clock frequence of MCLK is informed to the device by MCKSEL[3:0]. If MCLK misses (duty cycle is less than 30% for 10 µs) and then recovers, the device will b reset automatically.						
MCKSEL[0]	Input	AF19		Master Clock Selection	clock frequency input on MCLK:				
MCKSEL[1]		AF20	MCKSEL[3:0]* Frequency (MHz)						
MCKSEL[2]		AF21		0000	1.544				
MCKSEL[3]		AF22		0001	1.544 X 2				
				0010	1.544 X 3				
				0011	1.544 X 4				
				0100	1.544 X 5				
				0101	1.544 X 6				
				0110	1.544 X 7				
				0111	1.544 X 8				
				1000	2.048				
					1001	2.048 X 2			
				1010	2.048 X 3				
				1011	2.048 X 4				
				1100	2.048 X 5				
				1101	2.048 X 6				
				1110	2.048 X 7				
				1111	2.048 X 8				
				Note: 0: GNDD 1: VDDIO					
CLKT1	Output	AH18	The output on CLKG). When the outpu CLKT1 bit (b0,	ut is enabled, CLKT1 outp CLKG). The output is loc					
CLKE1	Output	AG18	CLKT1 bit (b0, CLKG). The output is locked to MCLK. When the output is disabled, CLKT1 is in High-Z state. CLKE1: 8 KHz / E1 Clock Output The output on CLKE1 can be enabled or disabled, as determined by the CLKE1_EN bit (b3 CLKG). When the output is enabled, CLKE1 outputs an 8 KHz or 2.048 MHz clock, as selected by th CLKE1 bit (b2, CLKG). The output is locked to MCLK. When the output is disabled, CLKE1 is in High-Z state.						

Note:

1. jitter is no more than 0.001 UI.

Name	1/0	Pin No.	Description			
REFA	Output	AK18	REFA: Reference Clock Output A REFA can output three kinds of clocks: a recovered clock of one of the 29 channels, an external clock input on CLKA or a free running clock. The clock frequency is programmable. Refer to Section 3.6.2 Clock Outputs on REFA/REFB for details. The output on REFA can also be disabled, as determined by the REFA_EN bit (b6, REFA). When the output is disabled, REFA is in High-Z state.			
REFB	Output	AJ18	REFB: Reference Clock Output B REFB can output a recovered clock of one of the 29 channels, an external clock input on CLKB or a free running clock. Refer to Section 3.6.2 Clock Outputs on REFA/REFB for details. The output on REFB can also be disabled, as determined by the REFB_EN bit (b6, REFB). When the output is disabled, REFB is in High-Z state.			
CLKA	Input	AH17	CLKA: External T1/E1 Clock Input A External T1/J1 (1.544 MHz) or E1 (2.048 MHz) clock is input on this pin. The CKA_T1E (b5, REFA) should be set to match the clock frequency. When not used, this pin should be connected to GNDD. CLKB: External T1/E1 Clock Input B			
CLKB	Input	AG17	CLKB: External T1/E1 Clock Input B External T1/J1 (1.544 MHz) or E1 (2.048 MHz) clock is input on this pin. The CKB_T1E1 bit (b5, REFB) should be set to match the clock frequency. When not used, this pin should be connected to GNDD.			
			Common Control			
VCOM[0] VCOM[1]	Output	R4 P28	VCOM: Voltage Common Mode [1:0] These pins are used only when the receive line interface is in Receive Differential mode and connected without a transformer (transformer-less). To enable these pins, the VCOMEN pin must be connected high. Refer to Figure-10 for the connection. When these pins are not used, they should be left open.			
VCOMEN	Input (Pull-Down)	AF26	VCOMEN: Voltage Common Mode Enable This pin should be connected high only when the receive line interface is in Receive Differen- tial mode and connected without a transformer (transformer-less). When not used, this pin should be left open.			
REF	-	D29	REF: Reference Resistor An external resistor (10 K Ω , ±1%) is used to connect this pin to ground to provide a standard reference current for internal circuit. This resistor is required to ensure correct device operation.			
RIM	Input (Pull-Down)	AH10	RIM: Receive Impedance Matching In Receive Differential mode, when RIM is low, all 29 receivers become High-Z and only external impedance matching is supported. In this case, the per-channel impedance matching configuration bits - the R_TERM[2:0] bits (b2~0, RCF0,) and the R120IN bit (b4, RCF0,) - are ignored. In Receive Differential mode, when RIM is high, impedance matching is configured on a per-channel basis by the R_TERM[2:0] bits (b2~0, RCF0,) and the R120IN bit (b4, RCF0,). This pin can be used to control the receive impedance state for Hitless Protection applications. Refer to Section 4.4 Hitless Protection Switching (HPS) Summary for details. In Receive Single Ended mode, this pin should be left open.			

Name	I/O	Pin No.	Description
OE	Input	AJ10	OE: Output Enable OE enables or disables all Line Drivers globally. A high level on this pin enables all Line Drivers while a low level on this pin places all Line Drivers in High-Z state and independent from related register settings. Note that the functionality of the internal circuit is not affected by OE. If this pin is not used, it should be tied to VDDIO. This pin can be used to control the transmit impedance state for Hitless protection applica- tions. Refer to Section 4.4 Hitless Protection Switching (HPS) Summary for details.
TEHWE	Input (Pull-Up)	AF11	TEHWE: Hardware T1/J1 or E1 Mode Selection Enable When this pin is open, the T1/J1 or E1 operation mode is selected by TEHW globally. When this pin is low, the T1/J1 or E1 operation mode is selected by the T1E1 bit (b0, CHCF,) on a per-channel basis.
TEHW	Input (Pull-Up)	AF12	TEHW: Hardware T1/J1 or E1 Mode Selection When TEHWE is open, this pin selects the T1/J1 or E1 operation mode globally: Low - E1 mode; Open - T1/J1 mode. When TEHWE is low, the input on this pin is ignored.
GPIO[0] GPIO[1]	Output / Input	AF9 AF10	GPIO: General Purpose I/O [1:0] These two pins can be defined as input pins or output pins by the DIR[1:0] bits (b1~0, GPIO) respectively. When the pins are input, their polarities are indicated by the LEVEL[1:0] bits (b3~2, GPIO) respectively. When the pins are output, their polarities are controlled by the LEVEL[1:0] bits (b3~2, GPIO) respectively.
RST	Input	AG10	RST: Reset (Active Low) A low pulse on this pin resets the device. This hardware reset process completes in 2 μ s maximum. Refer to Section 4.1 Reset for an overview on reset options.
			MCU Interface
ĪNT	Output	AK16	INT: Interrupt Request This pin indicates interrupt requests for all unmasked interrupt sources. The output characteristics (open drain or push-pull internally) and the active level are deter- mined by the INT_PIN[1:0] bits (b3~2, GCF).
ĊS	Input	AJ17	CS: Chip Select (Active Low) This pin must be asserted low to enable the microprocessor interface. A transition from high to low must occur on this pin for each Read/Write operation and CS should remain low until the operation is over.
P/S	Input	AG16	P/S: Parallel or Serial Microprocessor Interface Select P/S selects Serial or Parallel microprocessor interface for the device: GNDD - Serial microprocessor interface. VDDIO - Parallel microprocessor interface. Serial microprocessor interface consists of the CS, SCLK, SDI, SDO pins. Parallel microprocessor interface consists of the CS, INT/MOT, IM, DS/RD, ALE/AS, R/W/WR, ACK/RDY, D[7:0], A[10:0] pins.
INT/MOT	Input (Pull-Up)	AF14	INT/MOT: Intel or Motorola Microprocessor Interface Select In Parallel microprocessor interface, INT/MOT selects Intel or Motorola microprocessor inter- face for the device: GNDD - Parallel Motorola microprocessor interface. Open - Parallel Intel microprocessor interface. In Serial microprocessor interface, this pin should be left open.

Name	I/O	Pin No.	Description
IM	Input (Pull-Up)	AF15	IM: Interface Mode Selection In Parallel Motorola or Intel microprocessor interface, IM selects multiplexed bus or non-multi- plexed bus for the device: GNDD - Parallel Motorola /Intel Non-Multiplexed microprocessor interface. Open - Parallel Motorola /Intel Multiplexed microprocessor interface. In Serial microprocessor interface, this pin should be connected to GNDD.
ALE / AS	Input	AG15	ALE: Address Latch Enable In Parallel Intel Multiplexed microprocessor interface, this multiplex pin is used as ALE. The address on A[10:8] and D[7:0] (A[7:0] are ignored) is sampled into the device on the fall- ing edges of ALE.
			AS: Address Strobe In Parallel Motorola Multiplexed microprocessor interface, this multiplex pin is used as AS. The address on A[10:8] and D[7:0] (A[7:0] are ignored) is latched into the device on the falling edges of AS.
			In Parallel Motorola /Intel Non-Multiplexed microprocessor interface, this pin should be pulled high. In Serial microprocessor interface, this pin should be connected to GNDD.
SCLK / DS / RD	Input	AK17	SCLK: Shift Clock In Serial microprocessor interface, this multiplex pin is used as SCLK. SCLK inputs the shift clock for the Serial microprocessor interface. Data on SDI is sampled by the device on the rising edge of SCLK. Data on SDO is updated on the falling edge of SCLK.
			$\overline{\text{DS}}$: Data Strobe (Active Low) In Parallel Motorola microprocessor interface, this multiplex pin is used as $\overline{\text{DS}}$. During a write operation ($R/\overline{W} = 0$), data on D[7:0] is sampled into the device. During a read operation ($R/\overline{W} = 1$), data is driven to D[7:0] by the device.
			$\overline{\text{RD}}$: Read Strobe (Active Low) In Parallel Intel microprocessor interface, this multiplex pin is used as $\overline{\text{RD}}$. $\overline{\text{RD}}$ is asserted low by the microprocessor to initiate a read operation. Data is driven to D[7:0] by the device during the read operation.
SDI / R/W / WR	Input	AH16	SDI: Serial Data Input In Serial microprocessor interface, this multiplex pin is used as SDI. Address and data on this pin are serially clocked into the device on the rising edge of SCLK.
			R/\overline{W}: Read / Write Select In Parallel Motorola microprocessor interface, this multiplex pin is used as R/ \overline{W} . R/ \overline{W} is asserted low for write operation or high for read operation.
			$\overline{\text{WR}}$: Write Strobe (Active Low) In Parallel Intel microprocessor interface, this multiplex pin is used as $\overline{\text{WR}}$. $\overline{\text{WR}}$ is asserted low by the microprocessor to initiate a write operation. Data on D[7:0] is sampled into the device during a write operation.

Name	1/0	Pin No.	Description
SDO / ĂCK / RDY	Output	AJ16	SDO: Serial Data Output In Serial microprocessor interface, this multiplex pin is used as SDO. Data on this pin is serially clocked out of the device on the falling edge of SCLK. ACK: Acknowledge Output (Active Low) In Parallel Motorola microprocessor interface, this multiplex pin is used as ACK. A low level on ACK indicates that valid information on the data bus is ready for a read operation or acknowledges the acceptance of the written data during a write operation. RDY: Ready Output In Parallel Intel microprocessor interface, this multiplex pin is used as RDY. A high level on RDY reports to the microprocessor that a read/write cycle can be completed. A low level on RDY reports that wait states must be inserted.
D[0] D[1] D[2] D[3] D[4] D[5] D[6] D[7]	Output / Input	AG12 AH12 AJ12 AK12 AG11 AH11 AJ11 AK11	D[7:0]: Bi-directional Data Bus In Parallel Motorola /Intel Non-Multiplexed microprocessor interface, these pins are the bi- directional data bus of the microprocessor interface. In Parallel Motorola /Intel Multiplexed microprocessor interface, these pins are the multiplexed bi-directional address /data bus. In Serial microprocessor interface, these pins should be connected to GNDD.
A[0] A[1] A[2] A[3] A[4] A[5] A[6] A[7] A[8] A[9] A[10]	Input	AH15 AJ15 AK15 AG14 AH14 AJ14 AK14 AG13 AH13 AJ13 AK13	A[10:0]: Address Bus In Parallel Motorola /Intel Non-Multiplexed microprocessor interface, these pins are the address bus of the microprocessor interface. In Parallel Motorola /Intel Multiplexed microprocessor interface, A[10:8], together with D[7:0], are the address bus; while A[7:0] should be connected to GNDD. In Serial microprocessor interface, these pins should be connected to GNDD.
	II		JTAG (per IEEE 1149.1)
TRST	Input Pull-Down	AF4	TRST: JTAG Test Reset (Active Low)A low signal on this pin resets the JTAG test port. To ensure deterministic operation of the testlogic, TMS should be held high when the signal on TRST changes from low to high.This pin may be left unconnected when JTAG is not used.This pin has an internal pull-down resistor.
TMS	Input Pull-up	AE5	TMS: JTAG Test Mode SelectThe signal on this pin controls the JTAG test performance and is sampled on the rising edgeof TCK. To ensure deterministic operation of the test logic, TMS should be held high when thesignal on TRST changes from low to high.This pin may be left unconnected when JTAG is not used.This pin has an internal pull-up resistor.
ТСК	Input	AF6	TCK: JTAG Test Clock The clock for the JTAG test is input on this pin. TDI and TMS are sampled on the rising edge of TCK and TDO is updated on the falling edge of TCK. When TCK is idle at low state, all stored-state devices contained in the test logic shall retain their state indefinitely. This pin should be connected to GNDD when JTAG is not used.

Name	Ι/Ο	Pin No.	Description
TDI	Input Pull-up	AF5	TDI: JTAG Test Data Input The test data is input on this pin. It is clocked into the device on the rising edge of TCK. This pin has an internal pull-up resistor. This pin may be left unconnected when JTAG is not used.
TDO	Output	AF7	TDO: JTAG Test Data Output The test data is output on this pin. It is clocked out of the device on the falling edge of TCK. TDO is a High-Z output signal except during the process of data scanning.
			Power & Ground
VDDIO		E7, E8, E10, E11, E12, E21, E22, E23, E24, E25, AE9, AE10, AE15, AE16, AE17, AE18, AE22, AE23, AE24	VDDIO: 3.3 V I/O Power Supply
VDDA		A2, B2, J26, K27, L4, L27, M4, M26, T4, W4, Y5, Y27, Y28, AA27, AA28, AD5, AJ2, AK2	VDDA: 3.3 V Analog Core Power Supply
VDDD		E14, E15, E16, E17, E18, E19, AE11, AE14, AE19, AE20, AE21	VDDD: 1.8 V Digital Core Power Supply
VDDRn (N=0~28)		N4, N5, P4, T5, U5, AB3, AB4, AC5, AF28, AF27, AE27, AD27, U27, T26, T27, R27, P27, N26, G27, F27, E26, E27, E5, E4, F3, F5, G3, H4, H3	VDDRn: 3.3 V Power Supply for Receiver
VDDTn (N=0~28)		K2, L2, N2, P2, R3, V3, W2, Y2, AF29, AC29, AC28, AA29, Y29, T29, R29, P29, L29, K29, J29, G28, F29, E29, C6, C4, C3, C2, F2, G2, H2	VDDTn: 3.3 V Power Supply for Transmitter Driver
GNDA		A1, A29, A30, B1, B29, B30, F6, F7, F8, F25, G6, G25, H6, H25, J6, J25, K6, K25, L6, L25, M6, M25, N6, N25, P6, P25, R6, R25, T6, T25, U6, U25, V6, V25, W6, W25, W26, Y6, Y25, AA6, AA25, AB1, AB6, AB25, AB26, AC6, AC25, AC26, AD6, AD25, AE6, AE25, AJ1, AJ29, AJ30, AK1, AK29, AK30	GNDA: GND for Analog Core / Receiver
GNDD		 F10, F11, F12, F13, F14, F15, F16, F17, F18, F19, F20, F21, F22, F23, F24, M12, M13, M14, M15, M16, M17, M18, M19, N12, N13, N14, N15, N16, N17, N18, N19, P12, P13, P14, P15, P16, P17, P18, P19, R12, R13, R14, R15, R16, R17, R18, R19, T12, T13, T14, T15, T16, T17, T18, T19, U12, U13, U14, U15, U16, U17, U18, U19, V12, V13, V14, V15, V16, V17, V18, V19, W12, W13, W14, W15, W16, W17, W18, W19, AE7, AE8, AE12, AE13, AF23, AF24 	GNDD: Digital GND

Name	1/0	Pin No.	Description
GNDT		B5, B6, C5, D2, D28, E2, H28, H29, J3, J5, J28, K3, K5, L3, M3, M28, N28, N29, T2, U2, U28, V28, V29, W29, AA3, AB2, AB28, AD29, AE29	GNDT: Analog GND for Transmitter Driver
			TEST
IC	-	AF13	IC: Internal Connected This pin is for IDT use only and should be connected to GNDD.
			Others
NC	-	C28, C29, D7, D16, E9, E13, E20, F9, H26, V27, AF8, AF16, AF25, AG30	NC: Not Connected

3 FUNCTIONAL DESCRIPTION

3.1 T1 / E1 / J1 MODE SELECTION

The IDT82P2828 can be configured to T1/J1 mode or E1 mode globally or on a per-channel basis. The configuration is determined by the TEHWE pin, the TEHW pin and the T1E1 bit (b0, CHCF,...). Refer to Table-1 for details of the operation mode selection.

Table-1 Operation Mode Selection

	Global Prog	ramming	Per-Channel Programming		
TEHWE Pin	Open		Low		
TEHW Pin	Open	Low	(The configuration of this pin is ignored)		
T1E1 Bit	(The configuration of	(The configuration of this bit is ignored).		1	
Operation Mode	T1/J1	E1 T1/J1 E1		E1	

3.2 RECEIVE PATH

3.2.1 R_X TERMINATION

The receive line interface supports Receive Differential mode and Receive Single Ended mode, as selected by the R_SING bit (b3, RCF0,...). In Receive Differential mode, both RTIPn and RRINGn are used to receive signal from the line side. In Receive Single Ended mode, only RTIPn is used to receive signal.

In Receive Differential mode, the line interface can be connected with T1 100 Ω , J1 110 Ω or E1 120 Ω twisted pair cable or E1 75 Ω coaxial cable. In Receiver Single Ended mode, the line interface can only be connected with 75 Ω coaxial cable.

The receive impedance matching is realized by using internal impedance matching or external impedance matching for each channel in different applications.

3.2.1.1 Receive Differential Mode

In Receive Differential mode, three kinds of impedance matching are supported: Fully Internal Impedance Matching, Partially Internal Impedance Matching and External Impedance Matching. Figure-7 shows an overview of how these Impedance Matching modes are switched.

Fully Internal Impedance Matching circuit uses an internal programmable resistor (IM) only and does not use an external resistor. This configuration saves external components and supports 1:1 Hitless Protection Switching (HPS) applications without relays. Refer to Section 4.4 Hitless Protection Switching (HPS) Summary.

Partially Internal Impedance Matching circuit consists of an internal programmable resistor (IM) and a value-fixed 120 Ω external resistor (Rr). Compared with Fully Internal Impedance Matching, this configuration provides considerable savings in power dissipation of the device. For example, In E1 120 Ω PRBS mode, the power savings would be 0.75 W. For power savings in other modes, please refer to Chapter 8

Physical And Electrical Specifications.

External Impedance Matching circuit uses an external resistor (Rr) only.




Figure-7 Switch between Impedance Matching Modes

To support some particular applications, such as hot-swap or Hitless Protection Switch (HPS) hot-switchover, RTIPn/RRINGn must be forced to enter high impedance state (i.e., External Impedance Matching). For hot-swap, RTIPn/RRINGn must be always held in high impedance state during /after power up; for HPS hot-switchover, RTIPn/RRINGn must enter high impedance state immediately after switchover. Though each channel can be individually configured to External Impedance Matching through register access, it is too slow for hitless switch. Therefore, a hardware pin - RIM - is provided to globally control the high impedance for all 29 receivers. When RIM is low, only External Impedance Matching is supported for all 29 receivers and the per-channel impedance matching configuration bits - the R_TERM[2:0] bits (b2~0, RCF0,...) and the R120IN bit (b4, RCF0,...) - are ignored.

When RIM is high, impedance matching is configured on a perchannel basis. Three kinds of impedance matching are all supported and selected by the R_TERM[2:0] bits (b2~0, RCF0,...) and the R120IN bit (b4, RCF0,...). The R_TERM[2] bit (b2, RCF0,...) should be set to match internal or external impedance. If the R_TERM[2] bit (b2, RCF0,...) is '0', internal impedance matching is enabled. The R120IN bit (b4, RCF0,...) should be set to select Partially Internal Impedance Matching or Fully Internal Impedance Matching. The internal programmable resistor (IM) is determined by the R_TERM[1:0] bits (b1~0,

Table-2	Impedance	Matching Va	alue in I	Receive	Differential	Mode

RCF0,...). If the R_TERM[2] bit (b2, RCF0,...) is '1', external impedance matching is enabled. The configuration of the R120IN bit (b4, RCF0,...) and the R_TERM[1:0] bits (b1~0, RCF0,...) is ignored.

A twisted pair cable can be connected with a 1:1 transformer or without a transformer (transformer-less), while a coaxial cable must be connected with a 1:1 transformer. Table 2 lists the recommended impedance matching value in different applications. Figure-8 to Figure-10 show the connection for one channel.

The transformer-less connection will offer a termination option with reduced cost and board space. However, the waveform amplitude is not standard compliant, and surge protection and common mode depression should be enhanced depending on equipment environment.

Partially Internal Impedance Matching (R120IN = 0) ¹			•	External Impedance Matching	
R_TERM[2:0]	Rr	R_TERM[2:0]	Rr	R_TERM[2:0] ³	Rr
000		000			100 Ω
001		001	(1XX	110 Ω
010		010	(open)		120 Ω
011	120 Ω	011			75 Ω
000				100 Ω	
001		(not supported)		110 Ω	
010					120 Ω
	(R120IN R_TERM[2:0] 000 001 010 011 000 001	(R120IN = 0) 1 R_TERM[2:0] Rr 000 001 010 120 Ω 000 001	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

Note:

1. Partially Internal Impedance Matching and Fully Internal Impedance Matching are not supported when RIM is low.

2. Fully Internal Impedance Matching is not supported in transformer-less applications.


3. When RIM is low, the setting of the R_TERM[2:0] bits is ignored.


4. In transformer-less applications, the device should be protected against overvoltage. There are three important standards for overvoltage protection:

UL1950 and FCC Part 68;

· Telcordia (Bellcore) GR-1089

• ITU-T K.20, K.21 and K.41









Figure-9 Receive Differential Line Interface with Coaxial Cable (with transformer)



Note: 1. Two Rr/2 resistors should be connected to VCOM[1:0] that are coupled to ground via a 10 μ F capacitor, which provide 60 Ω common mode input resistance.

2. In this mode, lightning protection should be enhanced.

- 3. The maximum input dynamic range of RTIP/TRING pin is -0.3 V ~3.6 V (in line monitor mode it is -0.3 V ~ 2 V)

Figure-10 Receive Differential Line Interface with Twisted Pair Cable (transformer-less, non standard compliant)

3.2.1.2 Receive Single Ended Mode

Receive Single Ended mode can only be used in 75 Ω coaxial cable applications.

In Receive Single Ended mode, only External Impedance Matching is supported. External Impedance Matching circuit uses an external resistor (Rr) only. The value of the resistor is 18.75 Ω (see Figure-11 for details) when the single end is connected with a 2:1 transformer or is 75 Ω (see Figure-12 for details) when the single end is connected without a transformer.

In Receive Single Ended mode, the RIM pin should be left open and the configuration of the R TERM[2:0] bits (b2~0, RCF0,...) is ignored.





Figure-11 Receive Single Ended Line Interface with Coaxial Cable (with transformer)



Note: In this mode, port protection should be enhanced.

Figure-12 Receive Single Ended Line Interface with Coaxial Cable (transformer-less, non standard compliant)

3.2.2 EQUALIZER

The equalizer compensates high frequency attenuation to enhance receive sensitivity.

3.2.2.1 Line Monitor

In both T1/J1 and E1 short haul applications, the Protected Non-Intrusive Monitoring per T1.102 can be performed between two devices. The monitored channel of one device is in normal operation, and the monitoring channel of the other device taps the monitored one through a high impedance bridging circuit (refer to Figure-13 and Figure-14).

After the high resistance bridging circuit, the signal arriving at RTIPn/ RRINGn of the monitoring channel is dramatically attenuated. To compensate this bridge resistive attenuation, Monitor Gain can be used to boost the signal by 20 dB, 26 dB or 32 dB, as selected by the MG[1:0] bits (b1~0, RCF2,...). For normal operation, the Monitor Gain should be set to 0 dB, i.e., the Monitor Gain of the monitored channel should be 0 dB.

The monitoring channel can be configured to any of the External, Partially Internal or Fully Internal Impedance Matching mode. Here the external r or internal IM is used for voltage division, not for impedance matching. That is, the r (IM) and the two R make up of a resistance bridge. The resistive attenuation of this bridge is 20lg(r/(2R+r)) dB.

Note that line monitor is only available in differential line interface.


A channel 0 monitoring function is provided (refer to Section 3.5.9 Channel 0 Monitoring). If multiple High-Density LIUs are used in an application, The G.772 function of channel 0 can be used to route the signals of channel 1~28 Receive and Transmit to channel 0 of the same device. This channel 0 Transmit TTIP and TTRING could then be monitored by another device through the Line Monitor function.

3.2.2.2 Receive Sensitivity

The receive sensitivity is the minimum range of receive signal level for which the receiver recovers data error-free with -18 dB interference signal added.

For Receive Differential line interface, the receive sensitivity is -15 dB.

For Receive Single Ended line interface, the receive sensitivity is -12 dB.








Figure-14 Transmit Path Monitoring

32

3.2.3 SLICER

The Slicer is used to generate a standard amplitude mark or a space according to the amplitude of the input signals. The input signal is sliced at 50% of the peak value.

3.2.4 R_X CLOCK & DATA RECOVERY

The Rx Clock & Data Recovery is used to recover the clock signal from the received data. It is accomplished by an integrated Digital Phase Locked Loop (DPLL). The recovered clock tracks the jitter in the data output from the Slicer and keeps the phase relationship between data and clock during the absence of the incoming pulse.

Note that the IDT82P2828 also provides programmable REFA and REFB pins to output any of the 29 recovered line clocks. Refer to Section 3.6 Clock Inputs and Outputs for details.

3.2.5 DECODER

The Decoder is used only when the receive system interface is in Single Rail NRZ Format mode. When the receive system interface is in other modes, the Decoder is bypassed automatically. (Refer to Section 3.2.6 Receive System Interface for the description of the receive system interface).

In T1/J1 mode, the received signal is decoded by AMI or B8ZS line code rule. In E1 mode, the received signal is decoded by AMI or HDB3 line code rule. The line code rule is selected by the R_CODE bit (b2, RCF1,...).

3.2.6 RECEIVE SYSTEM INTERFACE

The received data can be output to the system side in four modes: Single Rail NRZ Format mode, Dual Rail NRZ Format mode, Dual Rail RZ Format mode and Dual Rail Sliced mode, as selected by the R_MD[1:0] bits (b1~0, RCF1).

If data is output on RDn in NRZ format and the recovered clock is output on RCLKn, the receive system interface is in Single Rail NRZ Format mode. In this mode, the data is decoded and updated on the active edge of RCLKn. RCLKn outputs a 1.544 MHz (in T1/J1 mode) or 2.048 MHz (in E1 mode) clock. The Receive Multiplex Function (RMFn) signal is updated on the active edge of RCLKn and can be selected to indicate PRBS/ARB, LAIS, LEXZ, LBPV, LEXZ + LBPV, LLOS, output

recovered clock (RCLK) or XOR output of positive and negative sliced data. Refer to Section 3.5.7.1 RMFn Indication for the description of RMFn.

If data is output on RDPn and RDNn in NRZ format and the recovered clock is output on RCLKn, the receive system interface is in Dual Rail NRZ Format mode. In this mode, the data is un-decoded and updated on the active edge of RCLKn. RCLKn outputs a 1.544 MHz (in T1/J1 mode) or 2.048 MHz (in E1 mode) clock.

If data is output on RDPn and RDNn in RZ format and the recovered clock is output on RCLKn, the receive system interface is in Dual Rail RZ Format mode. In this mode, the data is un-decoded and updated on the active edge of RCLKn. RCLKn outputs a 1.544 MHz (in T1/J1 mode) or 2.048 MHz (in E1 mode) clock.

If data is output on RDPn and RDNn in RZ format directly after passing through the Slicer, the receive system interface is in Dual Rail Sliced mode. In this mode, the data is raw sliced and un-decoded. RMFn can be selected to indicate PRBS/ARB, LAIS, LEXZ, LBPV, LEXZ + LBPV, LLOS, output recovered clock (RCLK) or XOR output of positive and negative sliced data. Refer to Chapter 3.5.7.1 RMFn Indication for the description of RMFn.

Table-3 summarizes the multiplex pin used in different receive system interface.

Table-3	Multiplex Pin	Used in Receive S	System Interface
---------	---------------	-------------------	------------------

Receive System	Multiplex Pin Used On Receive System Interface		
Interface	RDn / RDPn	RDNn / RMFn	RCLKn / RMFn
Single Rail NRZ Format	RDn ¹	RMFn ²	RCLKn ³
Dual Rail NRZ Format	RDPn ¹	RDNn ¹	RCLKn ³
Dual Rail RZ Format	RDPn ¹	RDNn ¹	RCLKn ³
Dual Rail Sliced	RDPn ¹	RDNn ¹	RMFn ²

Note:

1. The active level on RDn, RDPn and RDNn is selected by the RD_INV bit (b3, RCF1,...).

2. RMFn is always active high.

3. The active edge of RCLKn is selected by the RCK_ES bit (b4, RCF1,...).

3.2.7 RECEIVER POWER DOWN

Set the R_OFF bit (b5, RCF0,...) to '1' will power down the corresponding receiver.

In this way, the corresponding receive circuit is turned off and the RTIPn/RRINGn pins are forced to High-Z state. The pins on receive system interface (including RDn/RDPn, RDNn/RMFn, RCLKn/RMFn) will be in High-Z state if the RHZ bit (b6, RCF0,...) is '1' or in low level if the RHZ bit (b6, RCF0,...) is '0'.

After clearing the R_OFF bit (b5, RCF0,...), it will take 1 ms for the receiver to achieve steady state, i.e., to return to the previous configuration and performance.

3.3 TRANSMIT PATH

3.3.1 TRANSMIT SYSTEM INTERFACE

The data from the system side is input to the device in three modes: Single Rail NRZ Format mode, Dual Rail NRZ Format mode and Dual Rail RZ Format mode, as selected by the T_MD[1:0] bits (b1~0, TCF1,...).

If data is input on TDn in NRZ format and a 1.544 MHz (in T1/J1 mode) or 2.048 MHz (in E1 mode) clock is input on TCLKn, the transmit system interface is in Single Rail NRZ Format mode. In this mode, the data is encoded and sampled on the active edge of TCLKn. TMFn is updated on the active edge of TCLKn and can be selected to indicate PRBS/ARB, SAIS, TOC, TLOS or SEXZ. Refer to Section 3.5.7.2 TMFn Indication for the description of TMFn.

If data is input on TDPn and TDNn in NRZ format and a 1.544 MHz (in T1/J1 mode) or 2.048 MHz (in E1 mode) clock is input on TCLKn, the transmit system interface is in Dual Rail NRZ Format mode. In this mode, the data is pre-encoded and sampled on the active edge of TCLKn.

If data is input on TDPn and TDNn in RZ format and no transmit clock is input, the transmit system interface is in Dual Rail RZ Format mode. In this mode, the data is pre-encoded. TMFn can be selected to indicate PRBS/ARB, SAIS, TOC, TLOS, SEXZ, SBPV, SEXZ + SBPV or SLOS. Refer to Section 3.5.7.2 TMFn Indication for the description of TMFn. The Tx Clock Recovery block is used to recover the clock signal from the data input on TDPn and TDNn. Refer to Section 3.3.2 Tx Clock Recovery.

Table-4 summarizes the multiplex pin used in different transmit system interface.

Table-4 Multiplex Pin Used in Transmit System Interface

Transmit System Interface	Multiplex Pin Used On Transmit System Interface		
interface	TDn / TDPn	TDNn / TMFn	TCLKn / TDNn
Single Rail NRZ Format	TDn ¹	TMFn ²	TCLKn ³
Dual Rail NRZ Format	TDPn ¹	TDNn ¹	TCLKn ³
Dual Rail RZ Format	TDPn ¹	TMFn ²	TDNn ¹

Note:

1. The active level on TDn, TDPn and TDNn is selected by the TD_INV bit (b3, TCF1,...).

2. TMFn is always active high.

3. The active edge of TCLKn is selected by the TCK_ES bit (b4, TCF1,...). If TCLKn is missing, i.e., no transition for more than 64 T1/E1 clock cycles, the TCKLOS_S bit (b3, STAT0,...) will be set. A transition from '0' to '1' on the TCKLOS_S bit (b3, STAT0,...) or any transition (from '0' to '1' or from '1' to '0') on the TCKLOS_S bit (b3, STAT0,...) will set the TCKLOS_IS bit (b3, INTS0,...) to '1', as selected by the TCKLOS_IES bit (b3, INTES,...). When the TCKLOS_IS bit (b3, INTS0,...) is '1', an interrupt will be reported by INT if not masked by the TCKLOS_IM bit (b3, INTM0,...).

3.3.2 T_X CLOCK RECOVERY

The Tx Clock Recovery is used only when the transmit system interface is in Dual Rail RZ Format mode. When the transmit system interface is in other modes, the Tx Clock Recovery is bypassed automatically.

The Tx Clock Recovery is used to recover the clock signal from the data input on TDPn and TDNn.

3.3.3 ENCODER

The Encoder is used only when the transmit system interface is in Single Rail NRZ Format mode. When the transmit system interface is in other modes, the Encoder is bypassed automatically.

In T1/J1 mode, the data to be transmitted is encoded by AMI or B8ZS line code rule. In E1 mode, the data to be transmitted is encoded by AMI or HDB3 line code rule. The line code rule is selected by the T_CODE bit (b2, TCF1,...).

3.3.4 WAVEFORM SHAPER

The IDT82P2828 provides two ways to manipulate the pulse shape before data is transmitted:

- · Preset Waveform Template;
- · User-Programmable Arbitrary Waveform.

3.3.4.1 Preset Waveform Template

In T1/J1 applications, the waveform template meets T1.102. The T1 template is shown in Figure-15. It is measured in the far end, as shown in Figure-16. The J1 template is measured in the near end line side.

In T1 applications, to meet the template, five preset waveform templates are provided according to five grades of cable length. The selection is made by the PULS[3:0] bits (b3~0, PULS,...). In J1 applications, the PULS[3:0] bits (b3~0, PULS,...) should be set to '0111'. Refer to Table-5 for details.




Figure-15 DSX-1 Waveform Template




Figure-16 T1 Waveform Template Measurement Circuit

Table-5	PULS[3:0]	Setting in	T1/J1	Mode
---------	-----------	------------	-------	------

Cable Conditions	PULS[3:0]
DSX1 - 0 ~ 133 ft	0010
DSX1 - 133 ~ 266 ft	0011
DSX1 - 266 ~ 399 ft	0100
DSX1 - 399 ~ 533 ft	0101
DSX1 - 533 ~ 655 ft	0110
J1 - 0 ~ 655 ft	0111

In E1 applications, the waveform template meets G.703, as shown in Figure-17. It is measured in the near end line side, as shown in Figure-18.

In E1 applications, the PULS[3:0] should be set to '0000' if differential signals (output from TTIP and TRING) are coupled to a 75 Ω coaxial cable using Internal Impedance matching mode; the PULS[3:0] should be set to '0001' for other E1 interfaces. Refer to Table-6 for details.




Figure-17 E1 Waveform Template




Figure-18 E1 Waveform Template Measurement Circuit

Table-6 PULS[3:0] Setting in E1 Mod

Interface Conditions	PULS[3:0]
E1 75 Ω differential interface, Internal Impedance matching mode	0000
Other E1 interface	0001

After one of the preset waveform templates is selected, the preset waveform amplitude can be adjusted to get the desired waveform.

In T1 mode, the standard value of the SCAL[5:0] bits (b5~0, SCAL,...) is '110110' which is also the default value. The adjusting is made by increasing or decreasing by '1' from the standard value to scale up or down at a percentage ratio of 2% against the preset waveform amplitude.

In E1 mode, the SCAL[5:0] bits (b5~0, SCAL,...) should be set to '100001' to get the standard amplitude. The adjusting is made by increasing or decreasing by '1' from the standard value to scale up or down at a percentage ratio of 3%.

In summary, do the following step by step, the desired waveform will be got based on the preset waveform template:

- Select one preset waveform template by setting the PULS[3:0] bits (b3~0, PULS,...);
- Write '100001 to the SCAL[5:0] bits (b5~0, SCAL,...) if E1 mode is selected.
- Write the scaling value to the SCAL[5:0] bits (b5~0, SCAL,...) to scale the amplitude of the selected preset waveform template (this step is optional).

3.3.4.2 User-Programmable Arbitrary Waveform

When the PULS[3:0] bits (b3~0, PULS,...) are set to '1XXX', userprogrammable arbitrary waveform will be used in the corresponding channel.

Each waveform shape can extend up to $1\frac{1}{4}$ UIs (Unit Interval), and is

divided into 20 sub-phases that are addressed by the SAMP[4:0] bits (b4~0, AWG0,...). The waveform amplitude of each phase is represented by a binary byte, within the range from +63 to -63, stored in the WDAT[6:0] bits (b6~0, AWG1,...) in signed magnitude form. The maximum number +63 (D) represents the maximum positive amplitude of the transmit pulse while the most negative number -63 (D) represents the maximum negative amplitude of the transmit pulse. Therefore, up to 20 bytes are used.

There are eight standard templates which are stored in a local ROM. One of them can be selected as reference and made some changes to get the desired waveform.

To do this, the first step is to choose a set of waveform value from the standard templates. The selected waveform value should be the most similar to the desired waveform shape. Table-7 to Table-14 list the sample data of each template.

Then modify the sample data to get the desired transmit waveform shape. By increasing or decreasing by '1' from the standard value in the SCAL[5:0] bits (b5~0, SCAL,...), the waveform amplitude will be scaled up or down.

In summary, do the following for the write operation:

- Modify the sample data in the AWG1 register;
- Write the AWG0 register to implement the write operation, including:
 - Write the sample address to the SAMP[4:0] bits (b4~0, AWG0,...);
 - Write '0' to the RW bit (b5, AWG0,...);
 - Write '1' to the DONE bit (b6, AWG0,...).

Do the following for the read operation:

- · Write the AWG0 register, including:
 - Write sample address to the SAMP[4:0] bits (b4~0, AWG0,...);
 - Write '1' to the RW bit (b5, AWG0,...);
 - Write '1' to the DONE bit (b6, AWG0,...);
- · Read the AWG1 register to get the sample data.

When the write operation is completed, write the scaling value to the SCAL[5:0] bits (b5~0, SCAL,...) to scale the amplitude of the selected standard waveform (- this step is optional).

When more than one UI is used to compose the waveform template and the waveform amplitude is not set properly, the overlap of the two consecutive waveforms will make the waveform amplitude overflow (i.e., exceed the maximum limitation). This overflow is captured by the DAC_IS bit (b7, INTS0,...) and will be reported by the INT pin if enabled by the DAC_IM bit (b7, INTM0,...).

Refer to application note AN-513 'User-Programmable Arbitrary Waveform for DSX1' for more details.

Table-7 Transmit Waveform Value for T1 0 ~ 133 ft

SAMP[4:0]	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
WDAT[6:0]	17H	27H	27H	26H	25H	25H	25H	24H	23H	4AH	4AH	49H	47H	45H	44H	43H	42H	41H	00H	00H

Table-8 Transmit Waveform Value for T1 133 ~ 266 ft

SAMP[4:0]	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
WDAT[6:0]	1BH	2EH	2CH	2AH	29H	28H	27H	26H	25H	50H	4FH	4DH	4AH	48H	46H	44H	43H	42H	41H	00H

Table-9 Transmit Waveform Value for T1 266 ~ 399 ft

SAMP[4:0]	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
WDAT[6:0]	1FH	34H	2FH	2CH	2BH	2AH	29H	28H	25H	57H	53H	50H	4BH	48H	46H	44H	43H	42H	41H	00H

Table-10 Transmit Waveform Value for T1 399 ~ 533 ft

SAMP[4:0]	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
WDAT[6:0]	20H	3BH	35H	2FH	2EH	2DH	2CH	2AH	28H	58H	58H	53H	4CH	48H	46H	44H	43H	42H	41H	00H

Table-11 Transmit Waveform Value for T1 533 ~ 655 ft

SAMP[4:0]	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
WDAT[6:0]	20H	3FH	38H	33H	2FH	2EH	2DH	2CH	29H	5FH	5EH	57H	4FH	49H	47H	44H	43H	42H	41H	00H

Table-12 Transmit Waveform Value for E1 75 ohm

SAMP[4:0]	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
WDAT[6:0]	00H	00H	00H	0CH	30H	00H														

Table-13 Transmit Waveform Value for E1 120 ohm

SAMP[4:0]	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
WDAT[6:0]	00H	00H	00H	0FH	3CH	00H														

Table-14 Transmit Waveform Value for J1 0 ~ 655 ft

SAMP[4:0]	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
WDAT[6:0]	17H	27H	27H	26H	25H	25H	25H	24H	23H	4AH	4AH	49H	47H	45H	44H	43H	42H	41H	00H	00H

3.3.5 LINE DRIVER

The Line Driver can be set to High-Z for protection or in redundant applications.

The following two ways will set the Line Driver to High-Z:

- Setting the OE pin to low will globally set all the Line Drivers to High-Z;
- Setting the OE bit (b6, TCF0,...) to '0' will set the corresponding Line Driver to High-Z.

By these ways, the functionality of the internal circuit is not affected and TTIPn and TRINGn will enter High-Z state immediately.

3.3.5.1 Transmit Over Current Protection

The Line Driver monitors the Transmit Over Current (TOC) on the line interface. When TOC is detected, the driver's output (i.e., output on TTIPn/TRINGn) is determined by the THZ_OC bit (b4, TCF0,...). If the THZ_OC bit (b4, TCF0,...) is '0', the driver's output current (peak to peak) is limited to 100 mA; if the THZ_OC bit (b4, TCF0,...) is '1', the driver's output will enter High-Z. TOC is indicated by the TOC_S bit (b4, STAT0,...) A transition from '0' to '1' on the TOC_S bit (b4, STAT0,...) or any transition (from '0' to '1' or from '1' to '0') on the TOC_S bit (b4, STAT0,...) will set the TOC_IS bit (b4, INTS0,...) to '1', as selected by the TOC_IES bit (b4, INTES,...). When the TOC_IS bit (b4, INTS0,...) is '1', an interrupt will be reported by INT if not masked by the TOC_IM bit (b4, INTM0,...).

TOC may be indicated by the TMFn pin. Refer to Section 3.5.7.2 TMFn Indication for details.

3.3.6 T_X TERMINATION

The transmit line interface supports Transmit Differential mode and Transmit Single Ended mode, as selected by the T_SING bit (b3, TCF0,...). In Transmit Differential mode, both TTIPn and TRINGn are used to transmit signals to the line side. In Transmit Single Ended mode, only TTIPn is used to transmit signal.

The line interface can be connected with T1 100 Ω , J1 110 Ω or E1 120 Ω twisted pair cable or E1 75 Ω coaxial cable.

The transmit impedance matching is realized by using internal impedance matching or external impedance matching for each channel in different applications.

3.3.6.1 Transmit Differential Mode

In Transmit Differential mode, different applications have different impedance matching. For T1/J1 applications, only Internal Impedance Matching is supported. For E1 applications, both Internal and External Impedance Matching are supported.

Internal Impedance Matching circuit uses an internal programmable resistor (IM) only.

External Impedance Matching circuit uses an external resistor (Rt) only.

A twisted pair cable can be connected with a 1:2 (step up) transformer or without a transformer (transformer-less), while a coaxial cable must be connected with a 1:2 transformer.

The T_TERM[2:0] bits (b2~0, TCF0,...) should be set according to different cable conditions, whether a transformer is used, and what kind of Impedance Matching is selected.

Table-15 lists the recommended impedance matching value in different applications. Figure-19 to Figure-21 show the connection for one channel in different applications.

The transformer-less connection will offer a termination option with reduced cost and board space. However, the waveform amplitude is not standard compliant, and surge protection and common mode depression should be enhanced depending on equipment environment..

Table-15 Impedance Matching Value in Transmit Differential Mode

Cable Condition	Internal Imped	lance Matching	External Imped	lance Matching
	T_TERM[2:0]	Rt	T_TERM[2:0]	Rt
T1 100 Ω twisted pair (with transformer)	000		(not our	apartad)
J1 110 Ω twisted pair (with transformer)	001		(not sup	oported)
E1 120 Ω twisted pair (with transformer), PULS[3:0]=0001	010		111	10 Ω
E1 75 Ω coaxial (with transformer), PULS[3:0]=0000	011	0		
T1 100 Ω twisted pair (transformer-less)	100			
J1 110 Ω twisted pair (transformer-less)	101	1	(not sup	oported)
E1 120 Ω twisted pair (transformer-less), PULS[3:0]=0001	110	1		




Figure-19 Transmit Differential Line Interface with Twisted Pair Cable (with Transformer)





Figure-20 Transmit Differential Line Interface with Coaxial Cable (with transformer)



Note: In this mode, port protection should be enhanced.

Figure-21 Transmit Differential Line Interface with Twisted Pair Cable (transformer-less, non standard compliant)

3.3.6.2 Transmit Single Ended Mode

Transmit Single Ended mode can only be used in 75 Ω coaxial cable applications.

In Transmit Single Ended mode, only Internal Impedance Matching is supported. Internal Impedance Matching circuit uses an internal programmable resistor (IM) only. The T_TERM[2:0] bits (b2~0, TCF0,...) should be set to '011'. The output amplitude is 4.74 Vpp when PULS[3:0]

is '0001' and the SCAL[5:0] bits (b5~0, SCAL,...) is '100001'.1

In Single Ended mode, special care has to be taken for termination and overall setup. Refer to separate application note for details.

A 1:2 (step up) transformer should be used in application.

Figure-22 shows the connection for one channel.




Figure-22 Transmit Single Ended Line Interface with Coaxial Cable (with transformer)

 The waveform in this mode is not standard. However, if the arbitrary waveform generator is used, the waveform could pass the template marginally.

3.3.7 TRANSMITTER POWER DOWN

Set the T_OFF bit (b5, TCF0,...) to '1' will power down the corresponding transmitter.

In this way, the corresponding transmit circuit is turned off. The pins on the transmit line interface (including TTIPn and TRINGn) will be in High-Z state. The input on the transmit system interface (including TDn, TDPn, TDNn and TCLK) is ignored. The output on the transmit system interface (i.e. TMFn) will be in High-Z state.

After clearing the T_OFF bit (b5, TCF0,...), it will take 1 ms for the transmitter to achieve steady state, i.e., return to the previous configuration and performance.

3.3.8 OUTPUT HIGH-Z ON TTIP AND TRING

TTIPn and TRINGn can be set to High-Z state globally or on a perchannel basis.

The following three conditions will set TTIPn and TRINGn to High-Z state globally:

- Connecting the OE pin to low;
- · Loss of MCLK (i.e., no transition on MCLK for more than 1 ms);
- Power on reset, hardware reset by pulling RST to low for more than 2 µs or global software reset by writing the RST register.

The following six conditions will set TTIPn and TRINGn to High-Z state on a per-channel basis:

- Writing '0' to the OE bit (b6, TCF0,...);
- Loss of TCLKn in Transmit Single Rail NRZ Format mode or Transmit Dual Rail NRZ Format mode (i.e., no transition on TCLKn for more than 64 XCLK¹ cycles) except that the channel is in Remote Loopback or transmit internal pattern with XCLK;
- Transmitter power down;
- Per-channel software reset by writing '1' to the CHRST bit (b1, CHCF,...);
- Setting the THZ_OC bit (b4, TCF0,...) to '1' when transmit driver over-current is detected.
 - 1. XCLK is derived from MCLK. It is 1.544 MHz in T1/J1 mode or 2.048 MHz in E1 mode.

3.4 JITTER ATTENUATOR (RJA & TJA)

Two Jitter Attenuators are provided for each channel of receiver and transmitter. Each Jitter Attenuator can be enabled or disabled, as determined by the RJA_EN/TJA_EN bit (b3, RJA/TJA,...) respectively.

Each Jitter Attenuator consists of a FIFO and a DPLL, as shown in Figure-23.




Figure-23 Jitter Attenuator

The FIFO is used as a pool to buffer the jittered input data, then the data is clocked out of the FIFO by a de-jittered clock. The depth of the FIFO can be 32 bits, 64 bits or 128 bits, as selected by the RJA_DP[1:0]/ TJA_DP[1:0] bits (b2~1, RJA/TJA,...). Accordingly, the typical delay produced by the Jitter Attenuator is 16 bits, 32 bits or 64 bits. The 128bit FIFO is used when large jitter tolerance is expected, while the 32-bit FIFO is used in delay sensitive applications. The DPLL is used to generate a de-jittered clock to clock out the data stored in the FIFO. The DPLL can only attenuate the incoming jitter whose frequency is above Corner Frequency (CF) by 20 dB per decade falling off. The jitter whose frequency is lower than the CF passes through the DPLL without any attenuation. In T1/J1 applications, the CF of the DPLL is 5 Hz or 1.26 Hz. In E1 applications, the CF of the DPLL is 6.77 Hz or 0.87 Hz. The CF is selected by the RJA_BW/TJA_BW bit (b0, RJA/TJA,...). The lower the CF is, the longer time is needed to achieve synchronization.

If the incoming data moves faster than the outgoing data, the FIFO will overflow. If the incoming data moves slower than the outgoing data, the FIFO will underflow. The overflow and underflow are both captured by the RJA_IS/TJA_IS bit (b5/6, INTS0,...). The occurrence of overflow or underflow will be reported by the INT pin if enabled by the RJA_IM/TJA_IM bit (b5/6, INTM0,...).

To avoid overflow or underflow, the JA-Limit function can be enabled by setting the RJA_LIMT/TJA_LIMT bit (b4, RJA/TJA,...). When the JA-Limit function is enabled, the speed of the outgoing data will be adjusted automatically if the FIFO is 2-bit close to its full or emptiness. Though the JA-Limit function can reduce the possibility of FIFO overflow and underflow, the quality of jitter attenuation is deteriorated.

The performance of the Jitter Attenuator meets ITUT I.431, G.703, G.736-739, G.823, G.824, ETSI 300011, ETSI TBR12/13, AT&T TR62411, TR43802, TR-TSY 009, TR-TSY 253 and TR-TRY 499. Refer to Section 8.12 Jitter Attenuation Characteristics for the jitter performance.

3.5 DIAGNOSTIC FACILITIES

The diagnostic facilities include:

- BPV (Bipolar Violation) / CV (Code Violation) detection and BPV insertion;
- · EXZ (Excessive Zero) detection;
- · LOS (Loss Of Signal) detection;
- · AIS (Alarm Indication Signal) detection and generation;
- Pattern generation and detection, including PRBS (Pseudo Random Bit Sequence), ARB (Arbitrary Pattern) and IB (Inband Loopback).

The above defects, alarms or patterns can be counted by an internal Error Counter, indicated by the respective interrupt bit and indicated by RMFn or TMFn.

For diagnostic purposes, loopbacks and channel 0 monitoring can also be implemented.

3.5.1 BIPOLAR VIOLATION (BPV) / CODE VIOLATION (CV) DETECTION AND BPV INSERTION

3.5.1.1 Bipolar Violation (BPV) / Code Violation (CV) Detection

BPV/CV is monitored in both the receive path and the transmit path. BPV is detected when the data is AMI coded and CV is detected when the data is B8ZS/HDB3 coded. If the transmit system interface is in Transmit Single Rail NRZ Format mode, the BPV/CV detection is disabled in the transmit path automatically.

A BPV is detected when two consecutive pulses of the same polarity are received.

A CV is detected when two consecutive BPVs of the same polarity that are not a part of the B8ZS/HDB3 zero substitution are received.

When BPV/CV is detected in the receive path, the Line Bipolar Violation LBPV_IS bit (b4, INTS2,...) will be set and an interrupt will be reported by INT if not masked by the LBPV_IM bit (b4, INTM2,...).

When BPV/CV is detected in the transmit path, the System Bipolar Violation SBPV_IS bit (b5, INTS2,...) will be set and an interrupt will be reported by INT if not masked by the SBPV_IM bit (b5, INTM2,...).

BPV/CV may be counted by an internal Error Counter or may be indicated by the RMFn or TMFn pin. Refer to Section 3.5.6 Error Counter and Section 3.5.7 Receive /Transmit Multiplex Function (RMF / TMF) Indication respectively.

3.5.1.2 Bipolar Violation (BPV) Insertion

The BPV can only be inserted in the transmit path.

A BPV will be inserted on the next available mark in the data stream to be transmitted by writing a '1' to the BPV_INS bit (b6, ERR,...). This bit will be reset once BPV insertion is done.

3.5.2 EXCESSIVE ZEROES (EXZ) DETECTION

EXZ is monitored in both the receive path and the transmit path.

Different line code has different definition of the EXZ. The IDT82P2828 provides two standards of EXZ definition for each kind of line code rule. The standards are ANSI and FCC, as selected by the EXZ_DEF bit (b7, ERR,...). Refer to Table-16 for details.

Table-16 EXZ Definition

Line Code	Defir	nition
Rule	ANSI (EXZ_DEF = 0)	FCC (EXZ_DEF = 1)
AMI	An EXZ is detected when any string of more than 15 consecutive '0's are received.	T1/J1 - An EXZ is detected when any string of more than 80 consecutive '0's are received. E1 - An EXZ is detected when any string of more than 15 consecutive '0's are received.
B8ZS	An EXZ is detected when any string of more than 7 consecutive '0's are received.	An EXZ is detected when any string of more than 7 consecutive '0's are received.
HDB3	An EXZ is detected when any string of more than 3 consecutive '0's are received.	
	tem interface is in Transmit Single F g to the standard of AMI.	ail NRZ Format mode, the EXZ is

When EXZ is detected in the receive path, the LEXZ_IS bit (b2, INTS2,...) will be set and an interrupt will be reported by \overline{INT} if not masked by the LEXZ_IM bit (b2, INTM2,...).

When EXZ is detected in the transmit path, the SEXZ_IS bit (b3, INTS2,...) will be set and an interrupt will be reported by \overline{INT} if not masked by the SEXZ_IM bit (b3, INTM2,...).

3.5.3 LOSS OF SIGNAL (LOS) DETECTION

The IDT82P2828 detects three kinds of LOS:

- · LLOS: Line LOS, detected in the receive path;
- SLOS: System LOS, detected in the transmit system side;
- TLOS: Transmit LOS, detected in the transmit line side.

3.5.3.1 Line LOS (LLOS)

Table-17 LLOS Criteria

The amplitude and density of the data received from the line side are monitored. When the amplitude of the data is less than Q Vpp for N consecutive pulse intervals, LLOS is declared. When the amplitude of the data is more than P Vpp and the average density of marks is at least 12.5% for M consecutive pulse intervals starting with a mark, LLOS is cleared. Here Q is defined by the ALOS[2:0] bits (b6~4, LOS,...). P is the sum of Q and 250 mVpp. N and M are defined by the LAC bit (b7, LOS,...). Refer to Table-17 for details.

In T1/J1 mode, LLOS detection supports ANSI T1.231 and I.431. In E1 mode, LLOS detection supports G.775 and ETSI 300233/I.431. The criteria are selected by the LAC bit (b7, LOS,...).

When LLOS is detected, the LLOS_S bit (b0, STAT0,...) will be set. A transition from '0' to '1' on the LLOS_S bit (b0, STAT0,...) or any transition (from '0' to '1' or from '1' to '0') on the LLOS_S bit (b0, STAT0,...) will set the LLOS_IS bit (b0, INTS0,...) to '1', as selected by the LOS_IES bit (b1, INTES,...). When the LLOS_IS bit (b0, INTS0,...) is '1', an interrupt will be reported by INT if not masked by the LLOS_IM bit (b0, INTM0,...).

Two pins (LLOS0 and LLOS) are dedicated to LLOS indication. Whether LLOS is detected in channel 0 or not, LLOS0 is high for a CLKE1 clock cycle to indicate the channel 0 position on LLOS. LLOS indicates LLOS status of all 29 channels in a serial format and repeats every 29 cycles. Refer to Figure-24. LLOS0 and LLOS are updated on the rising edge of CLKE1. When the clock output on CLKE1 is disabled, LLOS0 and LLOS will be held in High-Z state. The output on CLKE1 is controlled by the CLKE1_EN bit (b3, CLKG) and the CLKE1 bit (b2, CLKG). Refer to section 8.11 on page 135 for CLKE1 timing characteristics.

LLOS may be counted by an internal Error Counter or may be indicated by the RMFn pin. Refer to Section 3.5.6 Error Counter and Section 3.5.7.1 RMFn Indication respectively.

During LLOS, in Receive Single Rail NRZ Format mode, Receive Dual Rail NRZ Format mode and Receive Dual Rail RZ Format mode, RDn and RDPn/RDNn output low level. In Receive Dual Rail Sliced mode RDPn/RDNn still output sliced data. RCLKn (if available) outputs high level or XCLK¹, as selected by the RCKH bit (b7, RCF0,...).

During LLOS, if any of AIS, pattern generation in the receive path or Digital Loopback is enabled, RDn, RDPn/RDNn and RCLKn output corresponding data and clock, and the setting of the RCKH bit (b7, RCF0,...) is ignored. Refer to the corresponding chapters for details.

^{1.} XCLK is derived from MCLK. It is 1.544 MHz in T1/J1 mode or 2.048 MHz in E1 mode.

Operation Mode	LAC	Criteria	LLOS Declaring	LLOS Clearing
T1/J1	0	ANSI T1.231	below Q Vpp, N = 175 bits	above P Vpp, 12.5% mark density with less than 100 consecutive zeros, M = 175 bits
11/01	1	ANSI I.431	below Q Vpp, N = 1544 bits	above P Vpp, 12.5% mark density with less than 100 consecutive zeros, M = 175 bits
	0	G.775	below Q Vpp, N = 32 bits	above P Vpp, 12.5% mark density with less than 16 consecutive zeros, M = 32 bits
E1	1	ETSI 300233/ I.431	below Q Vpp, N = 2048 bits	above P Vpp, 12.5% mark density with less than 16 consecutive zeros, M = 32 bits




Figure-24 LLOS Indication on Pins

3.5.3.2 System LOS (SLOS)

SLOS can only be detected when the transmit system interface is in Dual Rail NRZ Format mode or in Dual Rail RZ Format mode.

The amplitude and density of the data input from the transmit system side are monitored. When the input '0's are equal to or more than N consecutive pulse intervals, SLOS is declared. When the average density of marks is at least 12.5% for M consecutive pulse intervals starting with a mark, SLOS is cleared. Here N and M are defined by the LAC bit (b7, LOS,...). Refer to Table-18 for details.

In T1/J1 mode, SLOS detection supports ANSI T1.231 and I.431. In E1 mode, SLOS detection supports G.775 and ETSI 300233/I.431. The criteria are selected by the LAC bit (b7, LOS,...).

When SLOS is detected, the SLOS_S bit (b1, STAT0,...) will be set. A transition from '0' to '1' on the SLOS_S bit (b1, STAT0,...) or any transition (from '0' to '1' or from '1' to '0') on the SLOS_S bit (b1, STAT0,...) will set the SLOS_IS bit (b1, INTS0,...) to '1', as selected by the LOS_IES bit (b1, INTES,...). When the SLOS_IS bit (b1, INTS0,...) is '1', an interrupt will be reported by INT if not masked by the SLOS_IM bit (b1, INTM0,...).

SLOS may be counted by an internal Error Counter or may be indicated by the TMFn pin. Refer to Section 3.5.6 Error Counter and Section 3.5.7.2 TMFn Indication respectively.

Operation Mode	LAC	Criteria	SLOS Declaring ¹	SLOS Clearing ¹
T1/J1	0	ANSI T1.231	no pulse detected for N consecutive pulse intervals, N = 175 bits	12.5% mark density with less than 100 consecutive zeros for M consecutive pulse intervals, M = 175 bits
11/31	1	ANSI I.431	no pulse detected for N consecutive pulse intervals, N = 1544 bits	12.5% mark density with less than 100 consecutive zeros for M consecutive pulse intervals, M = 175 bits
F1	0	G.775	no pulse detected for N consecutive pulse intervals, N = 32 bits	12.5% mark density with less than 16 consecutive zeros for M consecutive pulse intervals, M = 32 bits
	1	ETSI 300233/ I.431	no pulse detected for N consecutive pulse intervals, N = 2048 bits	12.5% mark density with less than 16 consecutive zeros for M consecutive pulse intervals, M = 32 bits

Table-18 SLOS Criteria

Note:

1. System input ports are schmitt-trigger inputs)

3.5.3.3 Transmit LOS (TLOS)

The amplitude and density of the data output on the transmit line side are monitored. When the amplitude of the data is less than a certain voltage for a certain period, TLOS is declared. The voltage is defined by the TALOS[1:0] bits (b3~2, LOS,...). The period is defined by the TDLOS[1:0] bits (b1~0, LOS,...). When a valid pulse is detected, i.e., the amplitude is above the setting in the TALOS[1:0] bits (b3~2, LOS,...), TLOS is cleared.

When TLOS is detected, the TLOS_S bit (b2, STAT0,...) will be set. A transition from '0' to '1' on the TLOS_S bit (b2, STAT0,...) or any transition (from '0' to '1' or from '1' to '0') on the TLOS_S bit (b2, STAT0,...) will set the TLOS_IS bit (b2, INTS0,...) to '1', as selected by the TLOS_IES bit (b2, INTES,...). When the TLOS_IS bit (b2, INTS0,...) is '1', an interrupt will be reported by INT if not masked by the TLOS_IM bit (b2, INTM0,...).

TLOS may be counted by an internal Error Counter or may be indicated by the TMFn pin. Refer to Section 3.5.6 Error Counter and Section 3.5.7.2 TMFn Indication respectively.

TLOS can be used to monitor the LOS in the transmit line side between two channels. The connection between the two channels is shown in Figure-25. The two channels can be of the same device or different devices on the premises that the transmit line interfaces are in the same mode and at least the output of one channel is in High-Z state. Table-19 lists each results in this case. In the left two columns, the OE bit (b6, TCF0,...) of the two channels controls the output status in the transmit line side to ensure that at least one channel is in High-Z state. The middle two columns list the internal operation status. In the right two columns, the TLOS_S bit (b2, STAT0,...) of the two channels indicates the TLOS status in the transmit line side.




Figure-25 TLOS Detection Between Two Channels

Output Status ~ Controlled By the OE Bit		Internal Operation Status		TLOS Status ~ Indicated By the TLOS_S Bit	
Channel #1	Channel #2	Channel #1	Channel #2	Channel #1	Channel #2
Normal ~ 1	High-Z ~ 0	Normal	(don't-care)	No TLOS ~ 0	No TLOS ~ 0
Normal ~ 1	High-Z ~ 0	Failure	Normal	TLOS Detected ~ 1 *	TLOS Detected ~ 1
High-Z ~ 0	Normal ~ 1	(don't-care)	Normal	No TLOS ~ 0	No TLOS ~ 0
High-Z ~ 0	Normal ~ 1	Normal	Failure	TLOS Detected ~ 1	TLOS Detected ~ 1 *
High-Z ~ 0	High-Z ~ 0	(don't-care)	(don't-care)	TLOS Detected ~ 1	TLOS Detected ~ 1

Table-19 TLOS Detection Between Two Channels

3.5.4 ALARM INDICATION SIGNAL (AIS) DETECTION AND GEN-ERATION

3.5.4.1 Alarm Indication Signal (AIS) Detection

AIS is monitored in both the receive path and the transmit path.

When the mark density in the received data or in the data input from the transmit system side meets certain criteria, AIS is declared or cleared. In T1/J1 mode, the criteria are in compliance with ANSI T1.231. In E1 mode, the criteria are in compliance with ITU G.775 or ETSI 300233, as selected by the LAC bit (b7, LOS,...). Refer to Table-20 for details.

Table-20 AIS Criteria

		ITU G.775 for E1 (LAC = 0)	ETSI 300233 for E1 (LAC = 1)	ANSI T1.231 for T1 (LAC = 0 or 1)
,	AIS Declaring	Less than 3 zeros are received in each of two consecutive 512-bit data streams.	Less than 3 zeros are received in a 512-bit data stream.	Less than 9 zeros are received in a 8192-bit stream, i.e., less than 99.9% of marks in a period of 5.3 ms are received.
	AIS Clearing		3 or more zeros are received in a 512-bit data stream.	9 or more zeros are received in a 8192-bit data stream.

When AIS is detected in the receive path, the LAIS_S bit (b6, STAT1,...) will be set. A transition from '0' to '1' on the LAIS_S bit (b6, STAT1,...) or any transition (from '0' to '1' or from '1' to '0') on the LAIS_S bit (b6, STAT1,...) will set the LAIS_IS bit (b6, INTS1,...) to '1', as selected by the AIS_IES bit (b6, INTES,...). When the LAIS_IS bit (b6, INTS1,...) is '1', an interrupt will be reported by INT if not masked by the LAIS_IM bit (b6, INTM1,...).

When AIS is detected in the transmit path, the SAIS_S bit (b7, STAT1,...) will be set. A transition from '0' to '1' on the SAIS_S bit (b7, STAT1,...) or any transition (from '0' to '1' or from '1' to '0') on the SAIS_S bit (b7, STAT1,...) will set the SAIS_IS bit (b7, INTS1,...) to '1', as selected by the AIS_IES bit (b6, INTES,...). When the SAIS_IS bit (b7, INTS1,...) is '1', an interrupt will be reported by INT if not masked by the SAIS_IM bit (b7, INTM1,...).

AIS may be counted by an internal Error Counter or may be indicated by the RMFn or TMFn pin. Refer to Section 3.5.6 Error Counter and Section 3.5.7 Receive /Transmit Multiplex Function (RMF / TMF) Indication respectively.

3.5.4.2 (Alarm Indication Signal) AIS Generation

AIS can be generated automatically in the receive path and the transmit path.

In the receive path, when the ASAIS_LLOS bit (b2, AISG,...) is set, AIS will be generated automatically once LLOS is detected. When the ASAIS_SLOS bit (b3, AISG,...) is set, AIS will be generated automatically once SLOS is detected. When AIS is generated, RDn or RDPn/ RDNn output all '1's. RCLKn (if available) outputs XCLK.

In the transmit path, when the ALAIS_LLOS bit (b0, AISG,...) is set, AIS will be generated automatically once LLOS is detected. When the ALAIS_SLOS bit (b1, AISG,...) is set, AIS will be generated automatically once SLOS is detected. When AIS is generated, TTIPn/TRINGn output all '1's.

AIS generation uses XCLK¹ as reference clock.

If pattern (including PRBS, ARB and IB) is generated in the same direction, the priority of pattern generation is higher. The generated pattern will overwrite automatic AIS. Refer to Section 3.5.5.1 Pattern Generation for the output data and clock.

^{1.} XCLK is derived from MCLK. It is 1.544 MHz in T1/J1 mode or 2.048 MHz in E1 mode.

3.5.5 PRBS, QRSS, ARB AND IB PATTERN GENERATION AND DETECTION

The pattern includes: Pseudo Random Bit Sequence (PRBS), Quasi-Random Signal Source (QRSS), Arbitrary Pattern (ARB) and Inband Loopback (IB).

3.5.5.1 Pattern Generation

The pattern can be generated in the receive path or the transmit path, as selected by the PG_POS bit (b3, PG,...).

The pattern to be generated is selected by the PG_EN[1:0] bits (b5~4, PG,...).

If PRBS is selected, three kinds of PRBS patterns with maximum zero restriction according to ITU-T 0.151 and AT&T TR62411 are provided. They are: $(2^{2}0 - 1)$ QRSS per 0.150-4.5, $(2^{15} - 1)$ PRBS per 0.152 and $(2^{11} - 1)$ PRBS per 0.150, as selected by the PRBG_SEL[1:0] bits (b1~0, PG,...).

If ARB is selected, the content is programmed in the ARB[23:0] bits (b7~0, ARBH~ARBM~ARBL,...).

If IB is selected, the IB generation is in compliance with ANSI T1.403. The length of the IB code can be 3 to 8 bits, as determined by the IBGL[1:0] bits (b5~4, IBL,...). The content is programmed in the IBG[7:0] bits (b7~0, IBG,...).

The selected pattern is transmitted repeatedly until the PG_EN[1:0] bits (b5~4, PG,...) is set to '00'.

When pattern is generated in the receive path, the reference clock is XCLK or the recovered clock from the received signal, as selected by the PG_CK bit (b6, PG,...). The selected reference clock is also output on RCLKn (if available).

When pattern is generated in the transmit path, the reference clock is XCLK¹ or the transmit clock, as selected by the PG_CK bit (b6, PG,...). The transmit clock refers to the clock input on TCLKn (in Transmit Single Rail NRZ Format mode and in Transmit Dual Rail NRZ Format mode) or the clock recovered from the data input on TDPn and TDNn (in Transmit Dual Rail RZ Format mode).

In summary, do the followings step by step to generate pattern:

- Select the generation direction by the PG_POS bit (b3, PG,...);
- Select the reference clock by the PG_CK bit (b6, PG,...);
- Select the PRBS pattern by the PRBG_SEL[1:0] bits (b1~0, PG,...) when PRBS is to be generated; program the ARB pattern in the ARB[23:0] bits (b7~0, ARBH~ARBM~ARBL,...) when ARB is to be generated; or set the length and the content of the IB code in the IBGL[1:0] bits (b5~4, IBL,...) and in the IBG[7:0] bits (b7~0, IBG,...) respectively when IB is to be generated;

• Set the PG_EN[1:0] bits (b5~4, PG,...) to generate the pattern.


If PRBS or ARB is selected to be generated, the following two steps can be optionally implemented after the pattern is generated:


- Insert a single bit error by writing '1' to the ERR_INS bit (b5, ERR,...);
- Invert the generated pattern by setting the PAG_INV bit (b2, PG,...).

If pattern is generated in the receive path, the generated pattern should be encoded by using AMI or B8ZS (for T1/J1) / HDB3 (for E1) in Receive Dual Rail NRZ Format mode, Receive Dual Rail RZ Format mode and Receive Dual Rail Sliced mode. The encoding rule is selected by the R_CODE bit (b2, RCF1,...).

If pattern is generated in the transmit path, the generated pattern should be encoded by using AMI or B8ZS (for T1/J1) / HDB3 (for E1). The encoding rule is selected by the T_CODE bit (b2, TCF1,...).

The pattern generation is shown in Figure-26 and Figure-27.








Figure-27 Pattern Generation (2)

The priority of pattern generation is higher than that of AIS generation. If they are generated in the same direction, the generated pattern will overwrite the generated AIS.

^{1.} XCLK is derived from MCLK. It is 1.544 MHz in T1/J1 mode or 2.048 MHz in E1 mode.

3.5.5.2 Pattern Detection

Data received from the line side or data input from the transmit system side may be extracted for pattern detection. The direction of data extraction is determined by the PD_POS bit (b3, PD,...). One of PRBS or ARB pattern is selected for detection and IB detection is always active.

If data is extracted from the receive path, before pattern detection the data should be decoded by using AMI or B8ZS (for T1/J1) / HDB3 (for E1). The decoding rule is selected by the R_CODE bit (b2, RCF1,...).

If data is extracted from the transmit path, before pattern detection the data should be decoded by using AMI or B8ZS (for T1/J1) / HDB3 (for E1) in Transmit Dual Rail NRZ Format mode and Transmit Dual Rail RZ Format mode. The decoding rule is selected by the T_CODE bit (b2, TCF1,...).

<u>Pseudo Random Bit Sequence (PRBS) /Arbitrary Pattern (ARB)</u> <u>Detection</u>

The extracted data can be optionally inverted by the PAD_INV bit (b2, PD,...) before PRBS/ARB detection.

The extracted data is used to compare with the desired pattern. The desired pattern is re-generated from the extracted data if the desired pattern is (2^20 - 1) QRSS per 0.150-4.5, (2^15 - 1) PRBS per 0.152 or (2^11 - 1) PRBS per 0.150; or the desired pattern is programmed in the ARB[23:0] bits (b7~0, ARBH~ARBM~ARBL,...) if the desired pattern is ARB. The desired pattern is selected by the PAD_SEL[1:0] bits (b1~0, PD,...).

In summary, do the followings step by step to detect PRBS/ARB:

- Select the detection direction by the PD POS bit (b3, PD,...);
- Set the ARB[23:0] bits (b7~0, ARBH~ARBM~ARBL,...) if the ARB pattern is desired - this step is omitted if the PRBS pattern is desired;
- Select the desired PRBS/ARB pattern by the PAD_SEL[1:0] bits (b1~0, PD,...).

The priority of decoding, data inversion, pattern re-generation, bit programming and pattern comparison is shown in Figure-28.




Figure-28 PRBS / ARB Detection

During comparison, if the extracted data coincides with the re-generated PRBS pattern or the programmed ARB pattern for more than 64-bit hopping window, the pattern is synchronized and the PA_S bit (b5, STAT1,...) will be set.

In synchronization state, if more than 6 PRBS/ARB errors are detected in a 64-bit hopping window, the pattern is out of synchronization and the PA_S bit (b5, STAT1,...) will be cleared.

In synchronization state, each mismatched bit will generate a PRBS/ ARB error. When a PRBS/ARB error is detected during the synchronization, the ERR_IS bit (b1, INTS2,...) will be set and an interrupt will be reported by INT if not masked by the ERR_IM bit (b1, INTM2,...). The PRBS/ARB error may be counted by an internal Error Counter. Refer to Section 3.5.6 Error Counter.

A transition from '0' to '1' on the PA_S bit (b5, STAT1,...) or any transition (from '0' to '1' or from '1' to '0') on the PA_S bit (b5, STAT1,...) will set the PA_IS bit (b5, INTS1,...) to '1', as selected by the PA_IES bit (b5, INTES,...). When the PA_IS bit (b5, INTS1,...) is '1', an interrupt will be reported by INT if not masked by the PA_IM bit (b5, INTM1,...).

The PRBS/ARB synchronization status may be indicated by the RMFn or TMFn pin. Refer to Section 3.5.7 Receive /Transmit Multiplex Function (RMF / TMF) Indication.

Inband Loopback (IB) Detection

The IB detection is in compliance with ANSI T1.403.

The extracted data is used to compare with the target IB code. The length of the target activate/deactivate IB code can be 3 to 8 bits, as determined by the IBAL[1:0]/IBDL[1:0] bits (b3~2/b1~0, IBL,...). The content of the target activate/deactivate IB code is programmed in the IBA[7:0]/IBD[7:0] bits (b7~0, IBDA/IBDD,...). Refer to Figure-29.




Figure-29 IB Detection

During comparison, if the extracted data coincides with the target activate/deactivate IB code with no more than 10^{-2} bit error rate for a certain period, the IB code is detected. The period depends on the setting of the AUTOLP bit (b3, LOOP,...).

If the AUTOLP bit (b3, LOOP,...) is '0', Automatic Digital/Remote Loopback is disabled. In this case, when the activate IB code is detected for more than 40 ms, the IBA_S bit (b1, STAT1,...) will be set to indicate the activate IB code detection; when the deactivate IB code is detected for more than 40 ms (T1/J1 mode) / 30 ms (E1 mode), the IBD_S bit (b0, STAT1,...) will be set to indicate the deactivate IB code detection.

If the AUTOLP bit (b3, LOOP,...) is '1', Automatic Digital/Remote Loopback is enabled. In this case, when the activate IB code is detected for more than 5.1 seconds, the IBA_S bit (b1, STAT1,...) will be set to indicate the activate IB code detection. The detection of the activate IB code in the receive path will activate Remote Loopback or the detection of the activate IB code in the transmit path will activate Digital Loopback (refer to Section 3.5.8.2 Remote Loopback & Section 3.5.8.3 Digital Loopback). When the deactivate IB code is detected for more than 5.1 seconds, the IBD_S bit (b0, STAT1,...) will be set to indicate the deactivate IB code detection. The detection of the deactivate IB code in the receive path will deactivate Remote Loopback or the detection of the deactivate IB code in the transmit path will deactivate Digital Loopback (refer to Section 3.5.8.2 Remote Loopback or the detection of the deactivate IB code in the transmit path will deactivate Digital Loopback (refer to Section 3.5.8.2 Remote Loopback & Section 3.5.8.3 Digital Loopback).

A transition from '0' to '1' on the IBA_S/IBD_S bit (b1/b0, STAT1,...) or any transition (from '0' to '1' or from '1' to '0') on the IBA_S/IBD_S bit (b1/b0, STAT1,...) will set the IBA_IS/IBD_IS bit (b1/b0, INTS1,...) to '1'

respectively, as selected by the IB_IES bit (b0, INTES,...). When the IBA_IS/IBD_IS bit (b1/b0, INTS1,...) is '1', an interrupt will be reported on INT if not masked by the IBA_IM/IBD_IM bit (b1/b0, INTM1,...).

3.5.6 ERROR COUNTER

An internal 16-bit Error Counter is used to count one of the following errors:

- LBPV: BPV/CV detected in the receive path (line side);
- LEXZ: EXZ detected in the receive path (line side);
- LBPV + LEXZ: BPV/CV and EXZ detected in the receive path (line side);
- SBPV: BPV/CV detected in the transmit path (system side) (disabled in Transmit Single Rail NRZ Format mode);
- SEXZ: EXZ detected in the transmit path (system side);
- SBPV + SEXZ: BPV/CV and EXZ detected in the transmit path (system side) (disabled in Transmit Single Rail NRZ Format mode);
- · PRBS/ARB error.

The CNT_SEL[2:0] bits (b4~2, ERR,...) select one of the above errors to be counted.

The Error Counter is buffered. It is updated automatically or manually, as determined by the CNT_MD bit (b1, ERR,...).

The Error Counter is accessed by reading the ERRCH and ERRCL registers.

3.5.6.1 Automatic Error Counter Updating

When the CNT_MD bit (b1, ERR,...) is '1', the Error Counter is updated every one second automatically.

The one-second timer uses MCLK as clock reference. The expiration of each one second will set the TMOV_IS bit (b0, INTTM) and induce an interrupt reported by INT if not masked by the TMOV_IM bit (b0, GCF).

When each one second expires, the Error Counter transfers the accumulated error numbers to the ERRCH and ERRCL registers and the Error Counter will be cleared to start a new round counting. The ERRCH and ERRCL registers should be read in the next second, otherwise they will be overwritten.

When the ERRCH and ERRCL registers are all '1's and there is still error to be accumulated, the registers will be overflowed. The overflow is indicated by the CNTOV_IS bit (b0, INTS2,...) and will induce an interrupt reported by INT if not masked by the CNTOV_IM (b0, INTM2,...).

The process of automatic Error Counter updating is illustrated in Figure-30.




Figure-30 Automatic Error Counter Updating

3.5.6.2 Manual Error Counter Updating

When the CNT_MD bit (b1, ERR,...) is '0', the Error Counter is updated manually.

When there is a transition from '0' to '1' on the CNT_STOP bit (b0, ERR,...), the Error Counter transfers the accumulated error numbers to the ERRCH and ERRCL registers and the Error Counter will be cleared to start a new round counting. The ERRCH and ERRCL registers should be read in the next round of error counting, otherwise they will be overwritten.

When the ERRCH and ERRCL registers are all '1's and there is still error to be accumulated, the registers will be overflowed. The overflow is indicated by the CNTOV_IS bit (b0, INTS2,...) and will induce an interrupt reported by INT if not masked by the CNTOV_IM (b0, INTM2,...).

The process of manual Error Counter updating is illustrated in Figure-31.




Figure-31 Manual Error Counter Updating

3.5.7 RECEIVE /TRANSMIT MULTIPLEX FUNCTION (RMF / TMF) INDICATION

3.5.7.1 RMFn Indication

In Receive Single Rail NRZ Format mode, the RDNn/RMFn pin is used as RMFn. In Receive Dual Rail Sliced mode, the RCLKn/RMFn pin is used as RMFn. Refer to Table-3 Multiplex Pin Used in Receive System Interface for details.

Table-21 RMFn Indication

RMFn can indicate the status of PRBS/ARB, LAIS, LEXZ, LBPV, LEXZ + LBPV, LLOS, output recovered clock (RCLK) or XOR output of positive and negative sliced data, as selected by the RMF_DEF[2:0] bits (b7~5, RCF1,...). Refer to Table-21 for details.

RMF_DEF[2:0]	Indication On RMF	Details	
000	PRBS/ARB	RMFn is high if PRBS/ARB is detected in synchronization in the receive path. During the synchronization, RMFn goes low for a T1/E1 clock cycle if a PRBS/ARB error is detected. RMFn is low if PRBS/ARB is out of synchronization. Refer to Section 3.5.5 PRBS, QRSS, ARB and IB Pattern Generation and Detection.	
001	Line Alarm Indication Signal (LAIS)	RMFn is high if AIS is detected in the receive path and low if it is cleared. This indication corresponds to the LAIS_S bit (b6, STAT1,). Refer to Section 3.5.4 Alarm Indication Signal (AIS) Detection and Generation.	
010	XOR result of positive and negative sliced data	RMFn outputs XOR data of positive and negative sliced data.	
011	recovered clock (RCLK)	RMFn outputs the recovered clock as RCLKn. All the description about RCLKn is applicable for RMFn.	
100	Line Excessive Zeroes (LEXZ)	RMFn goes high for a T1/E1 clock cycle if an EXZ is detected in the receive path, otherwise it is low. Refer to Section 3.5.2 Excessive Zeroes (EXZ) Detection.	
101	Line Bipolar Violation (LBPV)	RMFn goes high for a T1/E1 clock cycle if a BPV/CV is detected in the receive path, otherwise it is low. Refer to Section 3.5.1 Bipolar Violation (BPV) / Code Violation (CV) Detection and BPV Insertion.	
110 LEXZ + LBPV RMFn goes high for a T1/E1 clock cycle if an EXZ or a BPV/CV is detected in		RMFn goes high for a T1/E1 clock cycle if an EXZ or a BPV/CV is detected in the receive path, otherwise it is low.	
111 Line Loss of Signal (LLOS) RMFn is high if LOS is detected in the receive path and low if it is cleared. This indic bit (b0, STAT0,). Refer to Section 3.5.3.1 Line LOS (LLOS).		RMFn is high if LOS is detected in the receive path and low if it is cleared. This indication corresponds to the LLOS_S bit (b0, STAT0,). Refer to Section 3.5.3.1 Line LOS (LLOS).	

3.5.7.2 TMFn Indication

In Transmit Single Rail NRZ Format mode and Transmit Dual Rail RZ Format mode, the TDNn/TMFn pin is used as TMFn. Refer to Table-4 Multiplex Pin Used in Transmit System Interface for details.

TMFn can indicate the status of PRBS/ARB, SAIS, TOC, TLOS, SEXZ, SBPV, SEXZ + SBPV or SLOS, as selected by the TMF_DEF[2:0] bits (b7~5, TCF1,...). However, the indication of SBPV, SEXZ + SBPV and SLOS is disabled automatically in Transmit Single Rail NRZ Format mode. Refer to Table-22 for details.

Table-22 TMFn Indication

Indication On TMF	Details	
PRBS/ARB	TMFn is high if PRBS/ARB is detected in synchronization in the transmit path. During the synchronization, TMFn goes low for a T1/E1 clock cycle if a PRBS/ARB error is detected. TMFn is low if PRBS/ARB is out of synchronization.	
001 System Alarm Indication Signal (SAIS) TMFn is high if AIS is detected in the transmit path and low if it is cleared. This indication bit (b7, STAT1,). Refer to Section 3.5.4 Alarm Indication Signal (AIS) Detection and Generation		
Transmit Over Current (TOC)	TMFn is high if transmit over current is detected and low if it is cleared. This indication corresponds to the TOC_S bit (b4, STAT0,). Refer to Section 3.3.5.1 Transmit Over Current Protection.	
Transmit Loss of Signal (TLOS)	TMFn is high if LOS is detected in the transmit line side and low if it is cleared. This indication corresponds to TLOS_S bit (b2, STAT0,). Refer to Section 3.5.3.3 Transmit LOS (TLOS).	
System Excessive Zeroes (SEXZ)	TMFn goes high for a T1/E1 clock cycle if an EXZ is detected in the transmit path, otherwise it is low. Refer to Section 3.5.2 Excessive Zeroes (EXZ) Detection	
System Bipolar Violation (SBPV) *	TMFn goes high for a T1/E1 clock cycle if a BPV/CV is detected in the transmit path, otherwise it is low. Refer to Section 3.5.1 Bipolar Violation (BPV) / Code Violation (CV) Detection and BPV Insertion.	
System Excessive Zeroes (SEXZ) + System Bipolar Violation (SBPV) *	TMFn goes high for a T1/E1 clock cycle if an EXZ or a BPV/CV is detected in the transmit path, otherwise it is low.	
System Loss of Signal (SLOS) *	TMFn is high if LOS is detected in the transmit system side and low if it is cleared. This indication corresponds to the SLOS_S bit (b1, STAT0,). Refer to Section 3.5.3.2 System LOS (SLOS).	
	PRBS/ARB System Alarm Indication Signal (SAIS) Transmit Over Current (TOC) Transmit Loss of Signal (TLOS) System Excessive Zeroes (SEXZ) System Bipolar Violation (SBPV)* System Excessive Zeroes (SEXZ) + System Bipolar Violation (SBPV)* System Loss of Signal	

3.5.8 LOOPBACK

There are four kinds of loopback:

- Analog Loopback
- Remote Loopback
- Digital Loopback
- Dual Loopback

Refer to Figure-1 for loopback location.

3.5.8.1 Analog Loopback

Analog Loopback is enabled by the ALP bit (b0, LOOP,...). The data stream to be transmitted on the TTIPn/TRINGn pins is internally looped to the RTIPn/RRINGn pins.

In Analog Loopback mode, the data stream to be transmitted is still output to the line side, while the data stream received from the line side is covered by the Analog Loopback data.

Anytime when Analog Loopback is set, the other loopbacks (i.e., Digital Loopback and Remote Loopback) are disabled.

In Analog Loopback, the priority of the diagnostic facilities in the receive path is: pattern generation > looped data. AlS generation is disabled in both the receive path and the transmit path. Refer to Figure-32.




Figure-32 Priority Of Diagnostic Facilities During Analog Loopback

3.5.8.2 Remote Loopback

Remote Loopback can be configured manually or automatically. Either manual Remote Loopback configuration or automatic Remote Loopback configuration will enable Remote Loopback.

Manual Remote Loopback is enabled by the RLP bit (b1, LOOP,...).

Automatic Remote Loopback is enabled when the pattern detection is assigned in the receive path (i.e., the PD_POS bit (b3, PD,...) is '0') and the AUTOLP bit (b3, LOOP,...) is '1'. The corresponding channel will enter Remote Loopback when the activate IB code is detected in the receive path for more than 5.1 sec.; and will return from Remote Loopback when the deactivate IB code is detected in the receive path for more than 5.1 sec. Refer to section Inband Loopback (IB) Detection on page 50 for details. When automatic Remote Loopback is active, setting the AUTOLP bit (b3, LOOP,...) back to '0' will also stop automatic Remote Loopback. The setting of the PD_POS bit (b3, PD,...) should not be changed during automatic Remote Loopback. The AUTOLP_S bit (b7, STAT0,...) indicates the automatic Remote Loopback status.

In Remote Loopback mode, the data stream output from the RJA (if enabled) is internally looped to the Waveform Shaper. The data stream received from the line side is still output to the system side, while the data stream input from the system side is covered by the Remote Loopback data and the status on TCLKn does not affect the Remote Loopback. However, the BPV/CV, EXZ, SLOS, AIS and pattern detection in the transmit path still monitors the data stream input from the system side.

In Remote Loopback mode, the priority of the diagnostic facilities in the receive path is: pattern generation > AIS generation; the priority of the diagnostic facilities in the transmit path is: pattern generation > looped data. AIS generation is disabled in the transmit path. Refer to Figure-33.




Figure-33 Priority Of Diagnostic Facilities During Manual Remote Loopback

3.5.8.3 Digital Loopback

The Digital Loopback can be configured manually or automatically. Either manual Digital Loopback configuration or automatic Digital Loopback configuration will enable Digital Loopback.

Manual Digital Loopback is enabled by the DLP bit (b2, LOOP,...).

Automatic Digital Loopback is enabled when the pattern detection is assigned in the transmit path (i.e., the PD_POS bit (b3, PD,...) is '1') and the AUTOLP bit (b3, LOOP,...) is '1'. The corresponding channel will enter Digital Loopback when the activate IB code is detected in the transmit path for more than 5.1 sec.; and will return from Digital Loopback when the deactivate IB code is detected in the transmit path for more than 5.1 sec. Refer to section Inband Loopback (IB) Detection on page 50 for details. When automatic Digital Loopback is active, setting the AUTOLP bit (b3, LOOP,...) back to '0' will also stop automatic Digital Loopback. The setting of the PD_POS bit (b3, PD,...) should not be changed during automatic Digital Loopback. The AUTOLP_S bit (b7, STAT0,...) indicates the automatic Digital Loopback status.

In Digital Loopback mode, the data stream output from the TJA (if enabled) is internally looped to the Decoder (if enabled). The data stream to be transmitted is still output to the line side, while the data stream received from the line side is covered by the Digital Loopback data. However, LLOS and AIS detection in the receive path still monitors the data stream received from the line side.

In Digital Loopback mode, the priority of the diagnostic facilities in the receive path is: pattern generation > looped data; the priority of the diagnostic facilities in the transmit path is: pattern generation > looped data > AIS generation. AIS generation is disabled in the receive path.




Figure-34 Priority Of Diagnostic Facilities During Digital Loopback

3.5.8.4 Dual Loopback

Dual Loopback refers to the simultaneous implementation of Remote Loopback and Digital Loopback. Two kinds of combinations are supported:

- Manual Remote Loopback + Manual Digital Loopback;
- Manual Remote Loopback + Automatic Digital Loopback.

Note that when Digital Loopback is active, automatic Remote Loopback is unavailable as the pattern detection is within the digital loop.

In Dual Loopback mode, the data stream received from the line side outputs from the RJA (if enabled), loops to the Waveform Shaper internally and does not output to the system side. The data stream to be transmitted from the system side outputs from the TJA (if enabled), loops to the Decoder (if enabled) internally and does not output to the line side. LLOS, AIS detection in the receive path monitors the data stream received from the line side. The BPV/CV, EXZ and pattern detection in the receive path monitors the digital looped data. The BPV/CV, EXZ, SLOS, AIS and pattern detection in the transmit path monitors the data stream input from the system side.

Manual Remote Loopback + Manual Digital Loopback

This combination of Dual Loopback is enabled when both manual Remote Loopback and manual Digital Loopback are enabled. Manual Remote Loopback is enabled by the RLP bit (b1, LOOP,...). Manual Digital Loopback is enabled by the DLP bit (b2, LOOP,...).

In this condition, the priority of the diagnostic facilities in the receive path is: pattern generation > digital looped data; the priority of the diagnostic facilities in the transmit path is: remote looped data > pattern generation. AIS generation is disabled in both the receive path and the transmit path.

Refer to Figure-35.

Manual Remote Loopback + Automatic Digital Loopback

This combination of Dual Loopback is enabled when both manual Remote Loopback and automatic Digital Loopback are enabled. Manual Remote Loopback is enabled by the RLP bit (b1, LOOP,...). Automatic Digital Loopback is enabled when the pattern detection is assigned in the transmit path (i.e., the PD_POS bit (b3, PD,...) is '1') and the AUTOLP bit (b3, LOOP,...) is '1'. The corresponding channel will enter Digital Loopback when the activate IB code is detected in the transmit path for more than 5.1 sec.; and will return from Digital Loopback when the deactivate IB code is detected in the transmit path for more than 5.1 sec. Refer to section Inband Loopback (IB) Detection on page 50 for details. When automatic Digital Loopback is active, setting the AUTOLP bit (b3, LOOP,...) back to '0' will also stop automatic Digital Loopback. The setting of the PD_POS bit (b3, PD,...) should not be changed during automatic Digital Loopback. The AUTOLP_S bit (b7, STAT0,...) indicates the automatic Digital Loopback status.

In this condition, the priority of the diagnostic facilities in the receive path is: pattern generation > digital looped data. AIS generation in both the receive path and the transmit path, the pattern generation in the transmit path are disabled.

Refer to Figure-36.




Figure-35 Priority Of Diagnostic Facilities During Manual Remote Loopback + Manual Digital Loopback




Figure-36 Priority Of Diagnostic Facilities During Manual Remote Loopback + Automatic Digital Loopback

3.5.9 CHANNEL 0 MONITORING

Channel 0 is a special channel. It can be used in normal operation as the other 28 channels, or it can be used as a monitoring channel. Channel 0 supports G.772 Monitoring and Jitter Measurement.

3.5.9.1 G.772 Monitoring

Selected by the MON[5:0] bits (b5~0, MON), any receiver or transmitter of the other 28 channels can be monitored by channel 0 (as shown in Figure-37).

When the G.772 Monitoring is implemented (the MON[5:0] bits (b5~0, MON) is not '0'), the registers of the receiver of channel 0 should be the same as those of the selected receiver /transmitter except the line interface related registers.

Once the G.772 Monitoring is implemented, the receiver of channel 0 switches to External Impedance Matching mode automatically, and the setting in the R_TERM[2:0] bits (b2~0, RCF0,...) of channel 0 is ignored.

During the G.772 Monitoring, channel 0 processes as normal after data is received from the selected path and the operation of the monitored path is not effected.

The signal which is monitored goes through the Clock & Data Recovery of monitoring channel (channel 0). The monitored clock can output on RCLK0. The monitored data can be observed digitally on the output pin of RCLK0, RD0/RDP0 and RDN0. LOS detector is still in use in channel 0 for the monitored signal.

In monitoring mode, channel 0 can be configured to Remote Loopback. The signal which is being monitored will output on TTIP0 and TRING0. The output signal can then be connected to a standard test equipment for non-intrusive monitoring.




Figure-37 G.772 Monitoring

3.5.9.2 Jitter Measurement (JM)

The RJA of channel 0 consists of a Jitter Measurement (JM) module. When the RJA is enabled in channel 0, the JM is used to measure the positive and negative peak value of the demodulated jitter signal of the received data stream. The bandwidth of the measured jitter is selected by the JM_BW bit (b0, JM).

The greatest positive peak value monitored in a certain period is indicated by the JIT_PH and JIT_PL registers, while the greatest negative peak value monitored in the same period is indicated by the JIT_NH and JIT_NL registers. The relationship between the greatest positive /negative peak value and the indication in the corresponding registers is:


Positive Peak = [JIT_PH, JIT_PL] / 16 (UIpp);


Negative Peak = [JIT_NH, JIT_NL] / 16 (Ulpp).

The period is determined by the JM_MD bit (b1, JM).

When the JM_MD bit (b1, JM) is '1', the period is one second automatically. The one-second timer uses MCLK as clock reference. The expiration of each one second will set the TMOV_IS bit (b0, INTTM) and induce an interrupt reported by INT if not masked by the TMOV_IM bit (b0, GCF). The TMOV_IS bit (b0, INTTM) is cleared after a '1' is written to this bit. When each one second expires, internal buffers transfer the greatest positive/negative peak value accumulated in this one second to the JIT_PH and JIT_PL / JIT_NH and JIT_NL registers respectively and the internal buffers will be cleared to start a new round measurement. The registers should be read in the next second, otherwise they will be overwritten. Refer to Figure-38 for the process.

When the JM_MD bit (b1, JM) is '0', the period is controlled by the JM_STOP bit (b2, JM) manually. When there is a transition from '0' to '1' on the JM_STOP bit (b2, JM), the internal buffers transfer the greatest positive/negative peak value accumulated in this period to the JIT_PH and JIT_PL / JIT_NH and JIT_NL registers respectively and the internal buffers will be cleared to start a new round measurement. The registers should be read in the next round of jitter measurement, otherwise they will be overwritten. Refer to Figure-39 for the process.








Figure-39 Manual JM Updating

3.6 CLOCK INPUTS AND OUTPUTS

The IDT82P2828 provides two kinds of clock outputs:

- Free running clock outputs on CLKT1 and CLKE1
- · Receiver clock outputs on REFA and REFB
 - selected from any of the 29 recovered line clocks
 - driven by MCLK (free running)
 - driven by external CLKA/CLKB input

A Frequency Synthesizer is also available to scale REFA to 8 different frequencies.

The following Clock Inputs are provided:

- MCLK as programmable reference timing for the IDT82P2828.
- CLKA and CLKB as optional input clock source for REFA and REFB respectively

3.6.1 FREE RUNNING CLOCK OUTPUTS ON CLKT1/CLKE1

An internal clock generator uses MCLK as reference to generate all the clocks required by internal circuits and CLKT1/CLKE1 outputs. MCLK is a stable jitter-free¹ clock input with ±32 ppm (in T1/J1 mode) or ±50 ppm (in E1 mode) accuracy. The clock frequency of MCLK is 1.544/ 2.048 X N MHz ($1 \le N \le 8$, N is an integer number), as determined by MCKSEL[3:0]. Refer to Chapter 2 Pin Description for details.

The outputs on CLKT1 and CLKE1 are free running (locking to MCLK). The output of CLKT1 is determined by the CLKT1_EN bit (b1, CLKG) and the CLKT1 bit (b0, CLKG). Refer to Table-23. The output of CLKE1 is determined by the CLKE1_EN bit (b3, CLKG) and the CLKE1 bit (b2, CLKG). Refer to Table-24.

Table-23 Clock Output on CLKT1

Contro	ol Bits	Clock Output On CLKT1	
CLKT1_EN	CLKT1		
0	(don't-care)	High-Z	
1	0	8 KHz	
	1	1.544 KHz	

Table-24 Clock Output on CLKE1

Contro	ol Bits	Clock Output On CLKE1	
CLKE1_EN	CLKE1		
0	(don't-care)	High-Z	
1	0	8 KHz	
I	1	2.048 KHz	

^{1.} Jitter is no more than 0.001 UI.

3.6.2 CLOCK OUTPUTS ON REFA/REFB

The outputs on REFA and REFB can be enabled or disabled, as determined by the REFA_EN bit (b6, REFA) and the REFB_EN bit (b6, REFB) respectively.

When the output is disabled, REFA/REFB is in High-Z state.

When the output is enabled, the output of REFA and REFB varies in different operations. Refer to below for detailed description. Refer to Figure-40 and Figure-41 for an overview of REFA and REFB output options in normal operation.

3.6.2.1 REFA/REFB in Clock Recovery Mode

In this mode (default), the clock of REFA and REFB is derived from the recovered clock of one of the 29 channels as selected by the REFA[4:0] bits (b4~0,REFA) and REFB[4:0] bits (b4~0,REFB). Determined by the FS_BYPAS bit (b4, REFCF) a Frequency Synthesizer can be enabled for REFA (refer to Section 3.6.2.2 Frequency Synthesizer for REFA Clock Output). If the Frequency Synthesizer is disabled, REFA will output the recovered 1.544 MHz (T1) or 2.048 MHz (E1) clock depending on the line mode of the selected channel. REFB output the recovered 1.544 MHz (T1) clock depending on the line mode of the selected channel.

The recovered line clock can be output to REFA and REFB before or after it passed the receive Jitter Attenuator (RJA) selected by the JA_BYPAS bit (b6, REFCF).

3.6.2.2 Frequency Synthesizer for REFA Clock Output

For REFA a Frequency Synthesizer can be enabled or bypassed (default) as selected by FS_BYPASS bit (b4, REFCF). The output frequency is selected by the FREQ[2:0] bits (b2~0, REFCF). Frequencies supported are 8 KHz, 64 KHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 19.44 MHz or 32.768 MHz.

3.6.2.3 Free Run Mode for REFA Clock Output

REFA can also be selected to provide a free running clock locked to MCLK. To enable this mode the Frequency Synthesizer has to be enabled by setting the FS_BYPAS bit (b4, REFCF) to '0', and the FREE bit (b3, REFCF) has to be set to '1'. REFA will provide a frequency selected by the FREQ[2:0]¹ bits (b2~0, REFCF) which is a free running clock locked to MCLK.

3.6.2.4 REFA/REFB Driven by External CLKA/CLKB Input

In this mode, the clock of REFA and REFB is driven from an external clock input of CLKA and CLKB respectively. CLKA and CLKB are selected as an input source by setting REFA[4:0] bits (b4~0, REFA) and REFB[4:0] bits (b4~0, REFB) to any value from '11101' to '11111'.

CLKA and CLKB are an external T1/J1 (1.544 MHZ) or E1 (2.048 MHz) Clock Input. The CKA_T1E1 bit (b5, REFA) and CKB_T1E1 bit (b5, REFB) should be set to match the input clock frequency.

Determined by the FS_BYPASS bit (b4, REFCF), a Frequency Synthesizer can be enabled for REFA (refer to Section 3.6.2.2 Frequency Synthesizer for REFA Clock Output). If the Frequency Synthesizer is disabled, REFA will output the 1.544 MHz (T1) or 2.048 MHz (E1) clock depending the CLKA input clock. REFB will output 1.544 MHz (T1) or 2.048 MHz (E1) depending on the CLKB input clock.

3.6.2.5 REFA and REFB in Loss of Signal (LOS) or Loss of Clock Condition

If the recovered clock of one of the 29 channels is selected as the clock source for REFA and REFB (refer to Section 3.6.2.1 REFA/REFB in Clock Recovery Mode) and Line LOS (LLOS) is detected in the corresponding channel, the state of output on REFA and REFB can be selected by the REFH bit (b5, REFCF). If REFH is set to '1', REFA and REFB will output a high level in case of LLOS. If REFH is set to '0' and LLOS is detected, REFA and REFB clock outputs will be locked to MCLK while the selected clock frequency will remain unchanged.

LLOS condition is set when LLOS_S bit (b0, STAT0) is '1'. Refer to Section 3.5.3.1 Line LOS (LLOS).


Refer to Figure-42 for a detailed overview of REFA output in case of LLOS. REFB output option is only determined by the REFH bit (b5, REFCF) to be locked to MCLK or set to high level output.

If CLKA is selected as the clock source for REFA (refer to Section 3.6.2.4 REFA/REFB Driven by External CLKA/CLKB Input) and there is no clock input on CLKA for more than 8 T1 clock cycles if T1 mode is selected (i.e. CKA_T1E1 bit (b5, REFA) is '0') or more than 8 E1 clock cycles if E1 mode is selected (i.e. CKA_T1E1 bit (b5, REFA) is '1'), the state of the REFA output is determined by the FS_BYPAS bit (b4, REFCF) and the FREE bit (b3, REFCF). In case the Frequency Synthesizer is disabled (i.e. FS_BYPAS bit (b4, REFCF) is '0'). REFA will output a high level. If the Frequency Synthesizer is enabled and the FREE bit (b3, REFCF) is set to '0', REFA will output a high level. If the Frequency Synthesizer is enabled and the FREE bit (b3, REFCF) is set to '1', REFA will be locked to MCLK.

Refer to Figure-43 for a detailed overview of REFA output in case of loss of CLKA.

If CLKB is selected as the clock source for REFB (refer to section Section 3.6.2.4 REFA/REFB Driven by External CLKA/CLKB Input) and there is no clock input on CLKB for more than 8 T1 clock cycles if T1 mode is selected (i.e. CKB_T1E1 bit (b5, REFB) is '0') or more than 8 E1 clock cycles if E1 mode is selected (i.e. CKB_T1E1 bit (b5, REFB) is '1'), the output on REFB is determined by the REFH bit (b5, REFCF). If REFH is set to '1', REFB will output a high level. If REFH is set to '0', the REFB clock output will be locked to MCLK.

^{1. &#}x27;000' and '011' are reserved for FREQ[2:0] in this mode.



Note *: '000' and '011' are reserved for FREQ[2:0] when REFA is free running.

Figure-40 REFA Output Options in Normal Operation






Figure-41 REFB Output Options in Normal Operation



Note *: '000' and '011' are reserved for FREQ[2:0] when REFA is free running.

Figure-42 REFA Output in LLOS Condition (When RCLKn Is Selected)



Note *: '000' and '011' are reserved for FREQ[2:0] when REFA is free running.

Figure-43 REFA Output in No CLKA Condition (When CLKA Is Selected)

3.6.2.6 Cascading Recovered Clocks of Multiple Devices

With the provided external CLKA and CLKB reference inputs for the recovered clock outputs REFA and REFB, cascading of recovered clocks between multiple devices can be implemented to provide a single reference clock output from multiple devices without any additional external logic. This can be useful in applications such as optical multiplexers where three IDT82P2828 are used in parallel to provide an interface for up 84 T1 links for tributary aggregation to OC-3 line rates. Refer to Figure-44.

In this setup, any two out of the 84 links can be selected to provide a recovered clock output on REFA and REFB of device 3.

For example if it is required to recover link 1 [from device 1] for REFA and link 80 [from device 3] for REFB, the register settings are as follows:

For REFA:

- [device 1] set the REFA[4:0] bits (b4~0,REFA) to '00001' to select recovered clock of link1 as the clock source REFA1.
- [device 2] set the REFA[4:0] bits (b4~0,REFA) to any value from '11101' to '11111' to select CLKA2 as the clock source for REFA2.
- [device 3] set the REFA[4:0] bits (b4~0,REFA) to any value from '11101' to '11111' to select CLKA3 as the clock source for FEFA3.

For REFB:

 [device3] set the REFB[4:0] bits (b4~0,REFA) to '11000' to select recovered clock of link80 as the clock source for REFB3.




Figure-44 Three IDT82P2828 in Parallel

3.6.3 MCLK, MASTER CLOCK INPUT

MCLK provides a stable reference timing for the IDT82P2828. MCLK should be a jitter-free¹ clock with ±32 ppm (in T1/J1 mode) or ±50 ppm (in E1 mode) accuracy. The clock frequency of MCLK is set by pins MCKSEL[3:0] and can be N x 1.544 MHz or N x 2.048 MHz with $1 \le N \le 8$ (N is an integer number). Refer to MCKSEL[3:0] pin description for details.

If there is a loss of MCLK (duty cycle is less than 30% for 10 μ s), the device will enter power down. In this case, both the receive and transmit circuits are turned off. The pins on the line interface will be in High-Z state. The pins on receive system interface will be in High-Z state or in low level, as selected by the RHZ bit (b6, RCF0,...). The input on the

transmit system interface is ignored and the output on the transmit system interface will be in High-Z state. Refer to Section 3.2.7 Receiver Power Down and Section 3.3.7 Transmitter Power Down for details.

If MCLK recovers after loss of MCLK the device will be reset automatically.

3.6.4 XCLK, INTERNAL REFERENCE CLOCK INPUT

XCLK is derived from MCLK. For the respective channel, it is 1.544 MHz in T1/J1 mode or 2.048 MHz in E1 mode. XCLK is used as selectable reference clock for

- · pattern /AIS generation
- RCLKn in LLOS
- · Loss of TCLKn to determine Transmit Output High-Z.

^{1.} Jitter is no more than 0.001 UI.

3.7 INTERRUPT SUMMARY

There are altogether 20 kinds of interrupt sources as listed in Table-25. Among them, No.1 to No.19 are per-channel interrupt sources, while No. 20 is a global interrupt source.

For interrupt sources from No.1 to No.10, the occurrence of the event will cause the corresponding Status bit to be set to '1'. And selected by the Interrupt Trigger Edges Select bit, either a transition from '0' to '1' or any transition from '0' to '1' or from '1' to '0' of the Status bit will cause the Interrupt Status bit to be set to '1', which indicates the occurrence of an interrupt event.

For interrupt sources from No.11 to No.20, the occurrence of the event will cause the corresponding Interrupt Status Bit to be set to '1'.

All the interrupt can be masked by the GLB_IM bit (b1, GCF) globally or by the corresponding interrupt mask bit individually. For all the interrupt sources, if not masked, the occurrence of the interrupt event will trigger an interrupt indicated by the INT pin. For per-channel interrupt sources, if not masked, the occurrence of the interrupt event will also cause the corresponding INT_CHn bit (INTCH1~4) to be set '1'.

An interrupt event is cleared by writing '1' to the corresponding Interrupt Status bit. The INT_CHn bit (INTCH1~4) will not be cleared until all the interrupts in the corresponding channel are acknowledged. The \overline{INT} pin will be inactive until all the interrupts are acknowledged. Refer to Figure-45 for interrupt service flow.

Table-25 Interrupt Summary

No.	Interrupt Source	Status Bit	Interrupt Trigger Edges Select Bit	Interrupt Status Bit	Interrupt Mask Bit
1	TCLKn is missing.	TCKLOS_S (b3, STAT0,)	TCKLOS_IES (b3, INTES,)	TCKLOS_IS (b3, INTS0,)	TCKLOS_IM (b3, INTM0,)
2	LLOS is detected.	LLOS_S (b0, STAT0,)	LOS_IES (b1, INTES,)	LLOS_IS (b0, INTS0,)	LLOS_IM (b0, INTM0,)
3	SLOS is detected.	SLOS_S (b1, STAT0,)	LOS_IES (b1, INTES,)	SLOS _IS (b1, INTS0,)	SLOS_IM (b1, INTM0,)
4	TLOS is detected.	TLOS_S (b2, STAT0,)	TLOS_IES (b2, INTES,)	TLOS_IS (b2, INTS0,)	TLOS_IM (b2, INTM0,)
5	LAIS is detected.	LAIS_S (b6, STAT1,)	AIS_IES (b6, INTES,)	LAIS_IS (b6, INTS1,)	LAIS_IM (b6, INTM1,)
6	SAIS is detected.	SAIS_S (b7, STAT1,)	AIS_IES (b6, INTES,)	SAIS_IS (b7, INTS1,)	SAIS_IM (b7, INTM1,)
7	TOC is detected.	TOC_S (b4, STAT0,)	TOC_IES (b4, INTES,)	TOC_IS (b4, INTS0,)	TOC_IM (b4, INTM0,)
8	The PRBS/ARB pattern is detected syn- chronized.	PA_S (b5, STAT1,)	PA_IES (b5, INTES,)	PA_IS (b5, INTS1,)	PA_IM (b5, INTM1,)
9	Activate IB code is detected.	IBA_S (b1, STAT1,)	IB_IES (b0, INTES,)	IBA_IS (b1, INTS1,)	IBA_IM (b1, INTM1,)
10	Deactivate IB code is detected.	IBD_S (b0, STAT1,)	IB_IES (b0, INTES,)	IBD_IS (b0, INTS1,)	IBD_IM (b0, INTM1,)
11	The FIFO of the RJA is overflow or underflow.	-	-	RJA_IS (b5, INTS0,)	RJA_IM (b5, INTM0,)
12	The FIFO of the TJA is overflow or underflow.	-	-	TJA_IS (b6, INTS0,)	TJA_IM (b6, INTM0,)
13	Waveform amplitude is overflow.	-	-	DAC_IS (b7, INTS0,)	DAC_IM (b7, INTM0,)
14	SBPV is detected.	-	-	SBPV_IS (b5, INTS2,)	SBPV_IM (b5, INTM2,)
15	LBPV is detected.	-	-	LBPV_IS (b4, INTS2,)	LBPV_IM (b4, INTM2,)
16	SEXZ is detected.	-	-	SEXZ_IS (b3, INTS2,)	SEXZ_IM (b3, INTM2,)
17	LEXZ is detected.	-	-	LEXZ_IS (b2, INTS2,)	LEXZ_IM (b2, INTM2,)
18	PRBS/ARB error is detected.	-	-	ERR_IS (b1, INTS2,)	ERR_IM (b1, INTM2,)
19	The ERRCH and ERRCL registers are overflowed.	-	-	CNTOV_IS (b0, INTS2,)	CNTOV_IM (b0, INTM2,)
20	One second time is over.	-	-	TMOV_IS (b0, INTTM)	TMOV_IM (b0, GCF)




Figure-45 Interrupt Service Process

4 MISCELLANEOUS

4.1 RESET

The reset operation resets all registers, state machines as well as I/O pins to their default value or status.

The IDT82P2828 provides 4 kinds of reset:

- Power-on reset;
- · Hardware reset;
- · Global software reset;
- Per-channel software reset.

The Power-on, Hardware and Global software reset operations reset all the common blocks (including clock generator/synthesizer and microprocessor interface) and channel-related parts. The Per-channel software reset operation resets the channel-related parts. Figure-46 shows a general overview of the reset options.

During reset, all the line interface pins (i.e., TTIPn/TRINGn and RTIPn/RRINGn) are in High-Z state.

After reset, all the items listed in Table-26 are true.

Table-26 After Reset Effect Summary




Figure-46 Reset

Effect On	Power-On Reset, Hardware Reset and Global Software Reset	Per-Channel Software Reset
TTIPn/TRINGn & RTIPn/ RRINGn	All TTIPn/TRINGn & RTIPn/RRINGn pins are in High-Z state.	Only TTIPn/TRINGn & RTIPn/RRINGn in the corresponding chan- nel are in High-Z.
Line Interface Mode	All channels are reset to T1/J1 mode.	Only the corresponding channel is reset to T1/J1 mode.
System interface	All channels are in Dual Rail NRZ Format.	Only the corresponding channel is in Dual Rail NRZ Format.
General I/O pins (i.e., D[7:0] and GPIO[1:0])	As input pins.	(No effect)
ĪNT	Open drain output.	(No effect)
CLKT1, CLKE1, REFA, REFB	Output enable.	(No effect)
LLOS, LLOS0	Output enable.	(No effect)
TDO, SDO/ACK/RDY	High-Z.	(No effect)
state machines	All state machines are reset.	The state machines in the corresponding channel are reset.
Interrupt sources	All interrupt sources are masked.	The interrupt sources in the corresponding channel are masked.
Registers	All registers are reset to their default value.	The registers in the corresponding channel are reset to their default value except that there is no effect on the T1E1 bit.

4.1.1 POWER-ON RESET

Power-on reset is initiated during power-up. When all VDD inputs (1.8V and 3.3V) reach approximately 60% of the standard value of VDD, power-on reset begins. If MCLK is applied, power-on reset will complete within 1 ms maximum; if MCLK is not applied, the device remains in reset state.

4.1.2 HARDWARE RESET

Pulling the \overline{RST} pin to low will initiate hardware reset. The reset cycle should be more than 1 µs. If the \overline{RST} pin is held low continuously, the device remains in reset state.

4.1.3 GLOBAL SOFTWARE RESET

Writing the RST register will initiate global software reset. Once initiated, global software reset completes in 1 µs maximum.

4.1.4 PER-CHANNEL SOFTWARE RESET

Writing a '1' to the CHRST bit (b1, CHCF,...) will initiate per-channel software reset. Once initiated, per-channel software reset completes in 1 μ s maximum and the CHRST bit (b1, CHCF,...) is self cleared.

This reset is different from other resets, for:

- It does not reset the T1E1 bit (b0, CHCF,...). That is, the operation mode of each channel is not changed;
- It does not reset the global registers, state machines and common pins (including the pins of clock generator, microprocessor interface and JTAG interface);
- It does not reset the other channels.

4.2 MICROPROCESSOR INTERFACE

The microprocessor interface provides access to read and write the registers in the device. The interface consists of:

- · Serial microprocessor interface;
- · Parallel Motorola Non-Multiplexed microprocessor interface;
- · Parallel Motorola Multiplexed microprocessor interface;
- · Parallel Intel Non-Multiplexed microprocessor interface;
- · Parallel Intel Multiplexed microprocessor interface.

The microprocessor interface is selected by the P/S, INT/MOT and IM pins, as shown in Table-27. The interfaced pins in different interfaces are also listed in Table-27. Refer to Section 8.13 Microprocessor Interface Timing for the timing characteristics.

Table-27 Microprocessor Interface

P/S	INT/MOT	IM	Microprocessor Interface	Interfaced Pins
GNDD	GNDD Open GNDD Serial microproce		Serial microprocessor interface	CS, SCLK, SDI, SDO
	GNDD	GNDD	Parallel Motorola Non-Multiplexed microprocessor interface	CS, DS, R/W, ACK, D[7:0], A[10:0]
VDDIO		Open	Parallel Motorola Multiplexed microprocessor interface	CS, AS, DS, R/W, ACK, D[7:0], A[10:8]
VDDIO	Open	GNDD	Parallel Intel Non-Multiplexed microprocessor interface	CS, RD, WR, RDY, D[7:0], A[10:0]
		Open	Parallel Intel Multiplexed microprocessor interface	CS, ALE, RD, WR, RDY, D[7:0], A[10:8]

4.3 POWER UP


No power up sequencing for the VDD inputs (1.8 V and 3.3 V) has to be provided for the IDT82P2828. A Power-on reset will be initiated during power up. Refer to Section 4.1 Reset.

4.4 HITLESS PROTECTION SWITCHING (HPS) SUM-MARY

In today's telecommunication systems, ensuring no traffic loss is becoming increasingly important. To combat these problems, redundancy protection must be built into the systems carrying this traffic. There are many types of redundancy protection schemes, including 1+1 and 1:1 hardware protection without the use of external relays. Refer to Figure-47, Figure-48 and Figure-49 for different protection schemes. The IDT82P2828 provides an enhanced architecture to support both protection schemes.

IDT82P2828 highlights for HPS support:


- Independent programmable receive and transmit high impedance for Tip and Ring inputs and outputs to support 1+1 and 1:1 redundancy
- Fully integrated receive termination, required to support 1:1 redundancy
- Enhanced internal architecture to guarantee High Impedance for Tip and Ring Inputs and Outputs during Power Off or Power Failure
- Asynchronous hardware control (OE, RIM) for fast global high impedance of receiver and transmitter (hot switching between working and backup board)



Rx: Partially Internal Impedance Matching mode. A fixed external 120 Ω resistor is placed on the backplane and provides a common termination for T1/J1/E1 applications. The R_TERM[2:0] bits (b2~0, RCF0,...) setting is as follows: '000' for T1 100 Ω twisted pair cable, '001' for J1 110 Ω twisted pair cable, '010' for E1 120 Ω twisted pair cable and '011' for E1 75 Ω coaxial cable.

Tx: Internal Impedance Matching mode. The T_TERM[2:0] bits (b2~0, TCF0,...) setting is as follows: '000' for T1 100 Ω twisted pair cable, '001' for J1 110 Ω twisted pair cable, '010' for E1 120 Ω twisted pair cable and '011' for E1 75 Ω coaxial cable.






Rx: Fully Internal Impedance Matching mode. In this mode, there is no external resistor required. The R_TERM[2:0] bits (b2~0, RCF0,...) setting is as follows: '000' for T1 100 Ω twisted pair cable, '001' for J1 110 Ω twisted pair cable, '010' for E1 120 Ω twisted pair cable and '011' for E1 75 Ω coaxial cable.

Tx: Internal Impedance Matching mode. The T_TERM[2:0] bits (b2~0, TCF0,...) setting is as follows: '000' for T1 100 Ω twisted pair cable, '001' for J1 110 Ω twisted pair cable, '010' for E1 120 Ω twisted pair cable and '011' for E1 75 Ω coaxial cable.

Figure-48 1:1 HPS Scheme, Differential Interface (Individual Transformer)



Rx: 75 Ω External Impedance Matching mode. In this mode, there is no external resistor required. The RIM pin should be left open and the configuration of the R_TERM[2:0] bits (b2~0, RCF0,...) is ignored.

Tx: 75 Ω Internal Impedance Matching mode. The T_TERM[2:0] bits (b2~0, TCF0,...) should be set to '011'.

Figure-49 1+1 HPS Scheme, E1 75 ohm Single-Ended Interface (Shared Common Transformer)

5 PROGRAMMING INFORMATION

5.1 REGISTER MAP

5.1.1 GLOBAL REGISTER

Address (Hex)	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reference Page
Common	Control		I	1	I	1		I	I	1
000	ID - Device ID Register	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0	P 79
040	RST - Global Reset Register	RST7	RST6	RST5	RST4	RST3	RST2	RST1	RST0	P 79
080	GCF - Global Configuration Register	-	-	-	COPY	INT_PIN1	INT_PIN0	GLB_IM	TMOV_IM	P 80
0C0	MON - G.772 Monitor Configura- tion Register	-	-	MON5	MON4	MON3	MON2	MON1	MON0	P 81
100	GPIO - General Purpose I/O Pin Definition Register	-	-	-	-	LEVEL1	LEVEL0	DIR1	DIR0	P 82
Reference	e Clock Timing Option		I	1	1	1		I	1	
1C0	CLKG - CLKT1 & CLKE1 Gener- ation Control Register	-	-	-	-	CLKE1_EN	CLKE1	CLKT1_EN	CLKT1	P 83
200	REFCF - REFA/B Output Con- figuration Register	-	JA_BYPAS	REFH	FS_BYPAS	FREE	FREQ2	FREQ1	FREQ0	P 83
240	REFA - REFA Clock Sources Configuration Register	-	REFA_EN	CKA_T1E1	REFA4	REFA3	REFA2	REFA1	REFA0	P 85
280	REFB - REFB Clock Sources Configuration Register	-	REFB_EN	CKB_T1E1	REFB4	REFB3	REFB2	REFB1	REFB0	P 85
Interrupt I	Indication		1	1		1		1	1	
2C0	INTCH1 - Interrupt Requisition Source Register 1	INT_CH8	INT_CH7	INT_CH6	INT_CH5	INT_CH4	INT_CH3	INT_CH2	INT_CH1	P 86
300	INTCH2 - Interrupt Requisition Source Register 2	INT_CH16	INT_CH15	INT_CH14	INT_CH13	INT_CH12	INT_CH11	INT_CH10	INT_CH9	P 86
340	INTCH3 - Interrupt Requisition Source Register 3	INT_CH24	INT_CH23	INT_CH22	INT_CH21	INT_CH20	INT_CH19	INT_CH18	INT_CH17	P 86
380	INTCH4 - Interrupt Requisition Source Register 4	INT_CH0	-	-	-	INT_CH28	INT_CH27	INT_CH26	INT_CH25	P 87
3C0	INTTM - One Second Timer Interrupt Status Register	-	-	-	-	-	-	-	TMOV_IS	P 87

5.1.2 PER-CHANNEL REGISTER

Except for registers 7E5~7E9, which are channel 0 related registers, only the address of channel 1 is listed in the 'Address (Hex)' column of the following table. For the addresses of the other channels, refer to the description of each register.

Address (Hex)	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reference Page
Channel	Control	I	1	1			I	I	I	I
001	CHCF - Channel Configuration Register	-	-	-	-	-	-	CHRST	T1E1	P 88
JA Config	guration			•			L	•	•	L
002	TJA - Transmit Jitter Attenuation Configuration Register	-	-	-	TJA_LIMT	TJA_EN	TJA_DP1	TJA_DP0	TJA_BW	P 89
003	RJA - Receive Jitter Attenuation Configuration Register				RJA_LIMT	RJA_EN	RJA_DP1	RJA_DP0	RJA_BW	P 90
Transmit	Path Configuration	1	1	1			1	1	1	1
004	TCF0 - Transmit Configuration Register 0	-	OE	T_OFF	THZ_OC	T_SING	T_TERM2	T_TERM1	T_TERM0	P 91
005	TCF1 - Transmit Configuration Register 1	TMF_DEF2	TEM_DEF1	TMF_DEF0	TCK_ES	TD_INV	T_CODE	T_MD1	T_MD0	P 92
006	PULS - Transmit Pulse Configu- ration Register	-	-	-	-	PULS3	PULS2	PULS1	PULS0	P 93
007	SCAL - Amplitude Scaling Con- trol Register	-	-	SCAL5	SCAL4	SCAL3	SCAL2	SCAL1	SCAL0	P 94
008	AWG0 - Arbitrary Waveform Generation Control Register 0	-	DONE	RW	SAMP4	SAMP3	SAMP2	SAMP1	SAMP0	P 95
009	AWG1 - Arbitrary Waveform Generation Control Register 1	-	WDAT6	WDAT5	WDAT4	WDAT3	WDAT2	WDAT1	WDAT0	P 95
Receive I	Path Configuration	L	•	•			L	•	•	L
00A	RCF0 - Receive Configuration Register 0	RCKH	RHZ	R_OFF	R120IN	R_SING	R_TERM2	R_TERM1	R_TERM0	P 96
00B	RCF1 - Receive Configuration Register 1	RMF_DEF2	RMF_DEF1	RMF_DEF0	RCK_ES	RD_INV	R_CODE	R_MD1	R_MD0	P 97
00C	RCF2 - Receive Configuration Register 2	-	-	-	-	-	-	MG1	MG0	P 98
Diagnosti	ics	1	1	1			1	1	1	1
00D	LOS - LOS Configuration Regis- ter	LAC	ALOS2	ALOS1	ALOS0	TALOS1	TALOS0	TDLOS1	TDLOS0	P 99
00E	ERR - Error Detection & Inser- tion Control Register	EXZ_DEF	BPV_INS	ERR_INS	CNT_SEL2	CNT_SEL1	CNT_SEL0	CNT_MD	CNT_STOP	P 101
00F	AISG - AIS Generation Control Register	-	-	-	-	ASAIS_SL OS	ASAIS_LLO S	ALAIS_SLO S	ALAIS_LLO S	P 102
010	PG - Pattern Generation Control Register	-	PG_CK	PG_EN1	PG_EN0	PG_POS	PAG_INV	PRBG_SEL 1	PRBG_SEL 0	P 103

Address (Hex)	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reference Page
	PD - Pattern Detection Control Register	-	-	-	-	PD_POS	PAD_INV	PAD_SEL1	PAD_SEL0	P 104
012	ARBL - Arbitrary Pattern Gener- ation / Detection Low-Byte Reg- ister	ARB7	ARB6	ARB5	ARB4	ARB3	ARB2	ARB1	ARB0	P 105
	ARBM - Arbitrary Pattern Gen- eration / Detection Middle-Byte Register	ARB15	ARB14	ARB13	ARB12	ARB11	ARB10	ARB9	ARB8	P 105
014	ARBH - Arbitrary Pattern Gener- ation / Detection High-Byte Reg- ister	ARB23	ARB22	ARB21	ARB20	ARB19	ARB18	ARB17	ARB16	P 105
	IBL - Inband Loopback Control Register	-	-	IBGL1	IBGL0	IBAL1	IBAL0	IBDL1	IBDL0	P 106
	IBG - Inband Loopback Genera- tion Code Definition Register	IBG7	IBG6	IBG5	IBG4	IBG3	IBG2	IBG1	IBG0	P 106
	IBDA - Inband Loopback Detec- tion Target Activate Code Defini- tion Register	IBA7	IBA6	IBA5	IBA4	IBA3	IBA2	IBA1	IBA0	P 107
	IBDD - Inband Loopback Detec- tion Target Deactivate Code Definition Register	IBD7	IBD6	IBD5	IBD4	IBD3	IBD2	IBD1	IBD0	P 107
019	LOOP - Loopback Control Reg- ister	-	-	-	-	AUTOLP	DLP	RLP	ALP	P 108
Interrupt I	Edge Selection									
	INTES - Interrupt Trigger Edges Select Register	-	AIS_IES	PA_IES	TOC_IES	TCKLOS_I ES	TLOS_IES	LOS_IES	IB_IES	P 109
Interrupt I	Mask	L I		l .	L			L		
01B	INTM0 - Interrupt Mask Register 0	DAC_IM	TJA_IM	RJA_IM	TOC_IM	TCKLOS_I M	TLOS_IM	SLOS_IM	LLOS_IM	P 110
01C	INTM1 - Interrupt Mask Register 1	SAIS_IM	LAIS_IM	PA_IM	-	-	-	IBA_IM	IBD_IM	P 111
01D	INTM2 - Interrupt Mask Register 2	-	-	SBPV_IM	LBPV_IM	SEXZ_IM	LEXZ_IM	ERR_IM	CNTOV_IM	P 112
Status Inc	dication									
01E	STAT0 - Status Register 0	AUTOLP_S	-	-	TOC_S	TCKLOS_S	TLOS_S	SLOS_S	LLOS_S	P 113
01F	STAT1 - Status Register 1	SAIS_S	LAIS_S	PA_S	-	-	-	IBA_S	IBD_S	P 114
Interrupt S	Status Indication	· · · · · ·							-	
	INTS0 - Interrupt Status Regis- ter 0	DAC_IS	TJA_IS	RJA_IS	TOC_IS	TCKLOS_I S	TLOS_IS	SLOS_IS	LLOS_IS	P 115
	INTS1 - Interrupt Status Regis- ter 1	SAIS_IS	LAIS_IS	PA_IS	-	-	-	IBA_IS	IBD_IS	P 116
	INTS2 - Interrupt Status Regis- ter 2	-	-	SBPV_IS	LBPV_IS	SEXZ_IS	LEXZ_IS	ERR_IS	CNTOV_IS	P 117

Address (Hex)	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reference Page
Counter						•				
023	ERRCL - Error Counter Low- Byte Register	ERRC7	ERRC6	ERRC5	ERRC4	ERRC3	ERRC2	ERRC1	ERRC0	P 118
024	ERRCH - Error Counter High- Byte Register	ERRC15	ERRC14	ERRC13	ERRC12	ERRC11	ERRC10	ERRC9	ERRC8	P 118
Jitter Mea	asurement (channel 0 Only)					•				
7E5	JM - Jitter Measurement Config- uration For Channel 0 Register	-	-	-	-	-	JM_STOP	JM_MD	JM_BW	P 119
7E6	JIT_PL - Positive Peak Jitter Measurement Low-Byte Regis- ter	JIT_P7	JIT_P6	JIT_P5	JIT_P4	JIT_P3	JIT_P2	JIT_P1	JIT_P0	P 119
7E7	JIT_PH - Positive Peak Jitter Measurement High-Byte Regis- ter	-	-	-	-	JIT_P11	JIT_P10	JIT_P9	JIT_P8	P 119
7E8	JIT_NL - Negative Peak Jitter Measurement Low-Byte Regis- ter	JIT_N7	JIT_N6	JIT_N5	JIT_N4	JIT_N3	JIT_N2	JIT_N1	JIT_N0	P 120
7E9	JIT_NH - Negative Peak Jitter Measurement High-Byte Regis- ter	-	-	-	-	JIT_N11	JIT_N10	JIT_N9	JIT_N8	P 120

5.2 REGISTER DESCRIPTION

5.2.1 GLOBAL REGISTER

ID - Device ID Register

Address: 000H Type: Read Default Value: 10	ΙH							
7	6	5	4	3	2	1	0	
ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0	
Bit	Name			Descri	ption			
7 - 0	ID[7:0]	ID[7:0] The ID[7:0] bits are pre-set. The ID[7:4] bits represent the device ID for the IDT82P2828. The ID[3:0] bits represent the version number ('0000' is for the first version).						

RST - Global Reset Register

Type:	ess: 040H : Write ult Value: 00	Н												
	7	6	5	4	3	2	1	0						
	RST7 RST6		RST5	RST4	RST3	RST2	RST1	RST0						
	Bit	Name	Description											
	7 - 0	RST[7:0]	Writing this register will in	nitiate global softwar	re reset. This reset of	ompletes in 1 µs ma	RST[7:0] Writing this register will initiate global software reset. This reset completes in 1 µs maximum.							

GCF - Global Configuration Register

7	6	5	4	3	2	1	0		
-		·	COPY	INT_PIN1	INT_PIN0	GLB_IM	TMOV_IM		
Bit	Name			Descri	ption				
7 - 5	-	Reserved.							
4 COPY When the per-channel register of one channel is written, this bit determines whether the written value is copied to the ister of the other channels simultaneously. 0: Disable. (default) 1: Enable.							copied to the same		
3 - 2	INT_PIN[1:0]								
1	GLB_IM This bit is a global configuration interrupt mask bit. 0: The per-channel interrupt will be generated when the per-channel interrupt mask bit is '0' and the corresponding interrupt tus bit is '1'. 1: Mask all the per-channel interrupts. None per-channel interrupts can be generated. (default)								
0	TMOV_IM	This bit controls whether to 0: Enable. 1: Mask. (default)	he interrupt is gene	erated when one sec	ond time is over. This	s one second timer	is locked to MCLK.		

MON - G.772 Monitor Configuration Register

7	6	5	4	3	2	1	0 MON0
-	•	MON5	MON4	MON3	MON2	MON1	
Bit	Name			Descrip	otion		
7 - 6	-	Reserved.					
		transmitter or receiver to 000000: No transmitter of 000001: The receiver of of 000010: The receiver of of 011101: The receiver of of 011100: The receiver of of 011101 ~ 011111: Reserv 100000: No transmitter of 100001: The transmitter of 100010: The transmitter of 111011: The transmitter of 111101: The transmitter of	receiver is monitore channel 1 is monitore channel 2 is monitore hannel 27 is monitore hannel 28 is monitore ed. receiver is monitore of channel 1 is monitor of channel 2 is monit f channel 27 is moni f channel 28 is moni	ed. (default) ed. ed. red. red. ed. tored. tored.			

GPIO - General Purpose I/O Pin Definition Register

- - LEVEL1 LEVEL0 DIR1 Bit Name Description - - Reserved. 3 LEVEL1 When the GPIO1 pin is defined as output, this bit determines the output level on GPIO1 and can be r 0: Output low level. 1: Output high level. (default) When the GPIO1 pin is defined as input, this bit indicates the input level on GPIO1 and can only be reserved. 1: Input high level. (default) 2 LEVEL0 When the GPIO0 pin is defined as output, this bit determines the output level on GPIO0 and can be r 0: Output low level. 1: Input high level. (default) 2 LEVEL0 When the GPIO0 pin is defined as output, this bit determines the output level on GPIO0 and can be r 0: Output low level. 1: Output high level. 1: Output high level. 1: Output high level.	DIR0						
7 - 4 - Reserved. 3 LEVEL1 When the GPIO1 pin is defined as output, this bit determines the output level on GPIO1 and can be r 0: Output low level. 1: Output high level. (default) When the GPIO1 pin is defined as input, this bit indicates the input level on GPIO1 and can only be r 0: Input low level. 1: Input high level. (default) 2 LEVEL0 When the GPIO0 pin is defined as output, this bit determines the output level on GPIO0 and can be r 0: Output low level. 1: Input high level. (default) 2 LEVEL0 When the GPIO0 pin is defined as output, this bit determines the output level on GPIO0 and can be r 0: Output low level. 1: Output high level.							
3 LEVEL1 When the GPI01 pin is defined as output, this bit determines the output level on GPI01 and can be r 0: Output low level. 1: Output high level. (default) When the GPI01 pin is defined as input, this bit indicates the input level on GPI01 and can only be ro 0: Input low level. 1: Input high level. (default) 2 LEVEL0 When the GPI00 pin is defined as output, this bit determines the output level on GPI00 and can be r 0: Output low level. 1: Input high level. (default) 2 LEVEL0 When the GPI00 pin is defined as output, this bit determines the output level on GPI00 and can be r 0: Output low level. 1: Output high level. 1: Output high level.							
0: Output low level. 1: Output high level. (default) When the GPIO1 pin is defined as input, this bit indicates the input level on GPIO1 and can only be reference of the input low level. 1: Input high level. (default) 2 LEVEL0 When the GPIO0 pin is defined as output, this bit determines the output level on GPIO0 and can be reference on GPIO0 pin is defined as output, this bit determines the output level on GPIO0 and can be reference on GPIO0 pin is defined as output, this bit determines the output level on GPIO0 and can be reference on GPIO0 pin is defined as output, this bit determines the output level on GPIO0 and can be reference on GPIO0 pin is defined as output, this bit determines the output level on GPIO0 and can be reference on GPIO0 pin is defined as output, this bit determines the output level on GPIO0 and can be reference on GPIO0 pin is defined as output, this bit determines the output level on GPIO0 pin is defined as output, this bit determines the output level on GPIO0 and can be reference on GPIO0 pin is defined as output, this bit determines the output level on GPIO0 and can be reference on GPIO0 pin is defined as output, this bit determines the output level on GPIO0 and can be reference on GPIO0 pin is defined as output, this bit determines the output level on GPIO0 pin is defined as output, this bit determines the output level on GPIO0 pin is defined as output, this bit determines the output level on GPIO0 and can be reference on GPIO0 pin is defined as output, this bit determines the output level on GPIO0 pin is defined as output level.							
0: Output low level. 1: Output high level.	ad.						
When the GPIO0 pin is defined as input, this bit indicates the input level on GPIO0 and can only be ro 0: Input low level. 1: Input high level. (default)							
1 DIR1 This bit determines whether the GPIO1 pin is used as output or input. 0: Output. 1: Input. (default)							

CLKG - CLKT1 & CLKE1 Generation Control Register

7	6	5	4	3	2	1	0			
-	•	•	-	CLKE1_EN	CLKE1	CLKT1_EN	CLKT1			
Bit	Name			Descript	tion					
7 - 4	-	Reserved.								
3	CLKE1_EN	0: The output is disabled. C	s bit controls whether the output on the CLKE1 pin is enabled. 'he output is disabled. CLKE1 is in High-Z state. 'he output is enabled. The frequency of CLKE1 is determined by the CLKE1 bit (b2, CLKG). (default)							
2	CLKE1	This bit is valid only when t 0: 8 KHz. 1: 2.048 MHz. (default)	s bit is valid only when the CLKE1_EN bit (b3, CLKG) is '1'. This bit selects the clock frequency output on the CLKE1 pin. KHz.							
1	CLKT1_EN	0: The output is disabled. C	s bit controls whether the output on the CLKT1 pin is enabled. The output is disabled. CLKT1 is in High-Z state.							
0	CLKT1		ne output is disabled. CLKT1 is in High-Z state. ne output is enabled. The frequency of CLKT1 is determined by the CLKT1 bit (b0, CLKG). (default) bit is valid only when the CLKT1_EN bit (b1, CLKG) is '1'. This bit selects the clock frequency output on the CLKT1 pin. KHz. 544 MHz. (default)							

REFCF - REFA/B Output Configuration Register

-	JA BYP		5 4							
	0, (_D11)	AS REFH	FS_BYPAS	FREE	FREQ2	FREQ1	FREQ0			
Bit	Name			Descrip	otion					
7	-	Reserved.								
6	0.6	 S This bit is valid only when the clock source for REFA or REFB is the recovered clock of one of the 29 channels in the correst ing receiver. This bit determines whether the selected recovered clock passes through the RJA. 0: The selected recovered clock is derived from the output of RJA. (default) 1: The selected recovered clock does not pass through the RJA and is derived from the output of Rx Clock & Data Recovered 								
5	REFH	For REFA, this bit, toge when the selected clock source is CLKA. Refer to For REFB: 0: Output free running co	bit is valid only when the selected clock source is lost. This bit controls the output on REFA/REFB. REFA, this bit, together with the FS_BYPAS bit (b4, REFCF) and the FREE bit (b3, REFCF), controls the output on RI to the selected clock source is the recovered clock of one of the 29 channels; this bit is ignored when the selected clock to is CLKA. Refer to the related table in the description of the FREE bit (b3, REFCF).							

3	II C F 1 V	n normal operat): Output the clo REFCF). (defaul 1: Output free ru	tion: bock which is it) inning clock ted clock so	locked to the which is locke urce is lost, th	selected clo	ock source a	nd the fre	ternal Frequency Synthesizer equency is programmed in the FREQ[2:0] bits (b2~(programmed in the FREQ[2:0] bits (b2~0, REFCF). AS bit (b4, REFCF) and the REFH bit (b5, REFCF		
		Selecte Sou	d Clock Irce	FS_BYPA S	FREE	REFH		Output On REFA		
					0	(dop't	High le	evel.		
		CL	KA	A 0		(don't- care)		unning clock, whose frequency is programmed FREQ[2:0] bits (b2~0, REFCF).		
				1	(don'	t-care)	High le	evel.		
					0	0		unning clock, whose frequency is programmed FREQ[2:0] bits (b2~0, REFCF).		
		_		0		1	High le	evel.		
			d clock of 29 chan- ls.		1	(don't- care)		unning clock, whose frequency is programmed FREQ[2:0] bits (b2~0, REFCF).		
				1	(don't-	0		unning clock, whose frequency is 1.544 MHz in de or 2.048 MHz in E1 mode.		
					care)	1	High le	evel.		
					0 "					
2 - 0	FREQ[2:0] 1	I nese bits are v						led. These bits determine the output clock frequency		
		FREQ[2:0]		it when FS_B ncy Synthesiz refe		LKn or CLK		Output when FS_BYPAS=0 and FREE=1 (the Frequency Synthesizer is free running)		
		000		z if the selecte Hz if the selec				-		
		001			8 kHz			8 kHz		
		010			64 kHz			64 kHz		
		011		F	Reserved			-		
		100		4.	.096 MHz			4.096 MHz		
		101		8.	.192 MHz			8.192 MHz		
		110		19	9.44 MHz			19.44 MHz		
		111						32.768 MHz		

REFA - REFA Clock Sources Configuration Register

7	6	5	4	3	2	1	0			
-	REFA_E	EN CKA_T1E1	REFA4	REFA3	REFA2	REFA1	REFA0			
Bit	Name			Descrip	otion					
7	-	Reserved.								
6	REFA_EN	0: The output is disabled. F	This bit controls whether the output on the REFA pin is enabled.): The output is disabled. REFA is in High-Z state.): The output is enabled. (default)							
5	CKA_T1E1	This bit defines the input cl 0: Input T1 clock. (default) 1: Input E1 clock.		he CLKA pin.						
4 - 0	REFA[4:0]	These bits select the clock 00000: Recovered clock of 00001: Recovered clock of 00010: Recovered clock of 11011: Recovered clock of 11100: Recovered clock of 11101 ~ 11111: The input o	channel 0. channel 1. (defaul channel 2. channel 27. channel 28.	t)						

REFB - REFB Clock Sources Configuration Register

ss: 280H Read / Write t Value: 41H							
7	6	5	4	3	2	1	0
-	REFB_EN	CKB_T1E1	REFB4	REFB3	REFB2	REFB1	REFB0

Bit	Name	Description
7	-	Reserved.
6	REFB_EN	This bit controls whether the output on the REFB pin is enabled. 0: The output is disabled. REFB is in High-Z state. 1: The output is enabled. (default)
5	CKB_T1E1	This bit defines the input clock frequency on the CLKB pin. 0: Input T1 clock. (default) 1: Input E1 clock.
4 - 0	REFB[4:0]	These bits select the clock source for REFB. 00000: Recovered clock of channel 0. 00001: Recovered clock of channel 1. (default) 00010: Recovered clock of channel 2. 11011: Recovered clock of channel 27. 11100: Recovered clock of channel 28. 11101 ~ 11111: The input on CLKB.

INTCH1 - Interrupt Requisition Source Register 1

Type:	ess: 2C0H Read / Writ Ilt Value: 00									
	7	6	5	4	3	2	1	0		
C	INT_CH8 INT_CH		I7 INT_CH6	INT_CH5	INT_CH4	INT_CH3	INT_CH2	INT_CH1		
	Bit	Name			Descri	ption				
	7 - 0	INT_CH[8:1]	These bits indicate whether there is an interrupt generated in the corresponding channel. The INT_CH[8:1] bits correspond to channel 8 to 1 respectively. 0: No interrupt is generated or all the interrupts are cleared in the corresponding channel. (default) 1: At least one interrupt is generated in the corresponding channel.							

INTCH2 - Interrupt Requisition Source Register 2

• •	s: 300H Read / Writ Value: 00								
	7	6		5	4	3	2	1	0
ľ	NT_CH16	S INT_CH	15	INT_CH14	INT_CH13	INT_CH12	INT_CH11	INT_CH10	INT_CH9
E	Bit	Name				Descri	ption		
7	- 0	INT_CH[16:9]	These bits indicate whether there is an interrupt generated in the corresponding channel. The INT_CH[16:9] bits correspond to channel 16 to 9 respectively. 0: No interrupt is generated or all the interrupts are cleared in the corresponding channel. (default) 1: At least one interrupt is generated in the corresponding channel.						

INTCH3 - Interrupt Requisition Source Register 3

Address: 340H Type: Read / Wri Default Value: 00								
7	6	5	4	3	2	1	0	
INT_CH24	4 INT_CH2	23 INT_CH22	INT_CH21	INT_CH20	INT_CH19	INT_CH18	INT_CH17	
Bit	Name			Descri	iption			
7 - 0	INT_CH[24:17]	These bits indicate whether there is an interrupt generated in the corresponding channel. The INT_CH[24:17] bits correspond to channel 24 to 17 respectively. D: No interrupt is generated or all the interrupts are cleared in the corresponding channel. (default) 1: At least one interrupt is generated in the corresponding channel.						

INTCH4 - Interrupt Requisition Source Register 4

Address: 380H Type: Read / Wr Default Value: 00											
7	6	5	4	3	2	1	0				
INT_CH0 INT_CH28 INT_CH27						INT_CH26	INT_CH25				
Bit	Name		Description								
7	INT_CH0	This bit indicates whether 0: No interrupt is generate 1: At least one interrupt is	ed or all the interrupt	ts are cleared in cha							
6 - 4	-	Reserved.									
3 - 0	INT_CH[28:25]	channel 28 to 25 respecti 0: No interrupt is generate	These bits indicate whether there is an interrupt generated in the corresponding channel. The INT_CH[28:25] bits correspond to hannel 28 to 25 respectively. It: No interrupt is generated or all the interrupts are cleared in the corresponding channel. (default) : At least one interrupt is generated in the corresponding channel.								

INTTM - One Second Timer Interrupt Status Register

Address: 3C0H Type: Read / W Default Value: 0	rite									
7	6	5	4	3	2	1	0			
·	•			-	•	-	TMOV_IS			
Bit	Name			Descrip	otion					
7 - 1	-	Reserved.								
0	TMOV_IS	0: No one second time ov	This bit is valid only when the TMOV_IM bit (b0, GCF) is '0'. This bit indicates the interrupt status of one second time over.): No one second time over interrupt is generated; or a '1' is written to this bit. (default)): One second time over interrupt is generated and is reported by the INT pin.							

5.2.2 PER-CHANNEL REGISTER

CHCF - Channel Configuration Register

201H, 2 401H, 4	241H, 281H, 2C1F 441H, 481H, 4C1F 641H, 681H, 6C1F <i>(CH0)</i> ite	I, 101H, 141H, 181H, 1C1 I, 301H, 341H, 381H, 3C1 I, 501H, 541H, 581H, 5C1 I, <i>(CH25~CH28)</i>	H, (CH9~CH16)								
7	7 6 5 4 3 2 1 0										
·	CHRST T1E1										
Bit	Name			Descr	iption						
7 - 2	-	Reserved.									
1	CHRST	Writing a '1' to this bit wil mum. This bit is self cleared.	I initiate per-channel	software reset. Or	ice initiated, per-chai	nnel software reset c	completes in 1 µs maxi-				
0	0 T1E1 This bit is valid only when the TEHWE pin is low. This bit selects T1/J1 or E1 operation mode. 0: T1/J1. (default) 1: E1. This bit can not be reset by per-channel software reset.										

TJA - Transmit Jitter Attenuation Configuration Register

202H, 2 402H, 4	242H, 282H, 2C2F 442H, 482H, 4C2F 642H, 682H, 6C2F <i>(CH0)</i> ite	H, 102H, 142H, 182H, 1C; H, 302H, 342H, 382H, 3C; H, 502H, 542H, 582H, 5C; H, <i>(CH25~CH28)</i>	2H, (CH9~CH16)				
7	6	5	4	3	2	1	0
-	-	·	TJA_LIMT	TJA_EN	TJA_DP1	TJA_DP0	TJA_BW
Bit	Name			Descri	ption		
7 - 5	-	Reserved.					
4	TJA_LIMT	This bit determines whe 0: Disable. (default) 1: Enable. The speed of tiness.				O in the TJA is 2-bit	close to its full or en
3	TJA_EN	This bit controls whethe 0: Disable. (default) 1: Enable.	r the TJA is enabled to) use.			
2 - 1	TJA_DP[1:0]	These bits select the de 00: 128-bit. (default) 01: 64-bit. 1X: 32-bit.	pth of the TJA FIFO.				
0	TJA_BW	This bit selects the Corr 0: 5 Hz (in T1/J1 mode) 1: 1.26 Hz (in T1/J1 mode)	/ 6.77 Hz (in E1 mode	e). (default)			

RJA - Receive Jitter Attenuation Configuration Register

	443H, 483H, 4C3F 643H, 683H, 6C3F	H, 303H, 343H, 383H, 3C3 H, 503H, 543H, 583H, 5C3 H, <i>(CH25~CH28)</i>					
pe: Read / Wi	ite						
fault Value: 0 7	0H 6	5	4	3	2	1	0
-	-		RJA_LIMT	RJA_EN	RJA_DP1	RJA_DP0	RJA_BW
Bit	Name			Descri	ption		
7 - 5	-	Reserved.			-		
4	RJA_LIMT	This bit determines whe 0: Disable. (default) 1: Enable. The speed o emptiness.				FIFO in the RJA is	2-bit close to its fu
3	RJA_EN	This bit controls whethe 0: Disable. (default) 1: Enable.	the RJA is enabled to	o use.			
2 - 1	RJA_DP[1:0]	These bits select the de 00: 128-bit. (default) 01: 64-bit. 1X: 32-bit.	pth of the RJA FIFO.				
0	RJA_BW	This bit selects the Corr 0: 5 Hz (in T1/J1 mode) 1: 1.26 Hz (in T1/J1 mod	/ 6.77 Hz (in E1 mode	e). (default)			

TCF0 - Transmit Configuration Register 0

204H, 2 404H, 4	ite DH	H, 304H, 344H H, 504H, 544H	H, 384H, 3C4 H, 584H, 5C4 <i>128)</i>	Н, (СН9~СН16)				0			
7 6 5 4 3 2 1											
•	- OE T_OFF THZ_OC T_SING T_TERM2 T_TERM1 T_TERM0										
Bit	Name	<u> </u>			Descri	ption					
7	-	Reserved.									
6	OE	This bit dete 0: High-Z. (1: Normal o	default)	utput of the Line Driv	er, i.e., the output o	n the TTIPn and TRI	NGn pins.				
5	T_OFF		operation. (def	her the transmitter is fault)	powered down.						
4	THZ_OC	0: The outp 1: The outp	out current is li out current is li	utput of the Line Driv imited to 100 mAp-p. imited to 100 mAp-p d for more than 1 ms	(default) within the first 1 ms		·	C is detected. output is in High-Z state			
3	T_SING	0: Transmit 1: Transmit	Differential lin Single Endec	•	IPn and TRINGn are TTIPn is used to trai	nsmit signal. TRING	n should be left oper				
2 - 0	1: Transmit Single Ended line interface. Only TTIPn is used to transmit signal. TRINGn should be left open. T_TERM[2:0] These bits select the impedance matching mode of the transmit path to match the cable impedance. 000: The 100 Ω internal impedance matching is selected for T1 100 Ω twisted pair cable (with transformer). (default) 001: The 110 Ω internal impedance matching is selected for J1 110 Ω twisted pair cable (with transformer). 010: The 120 Ω internal impedance matching is selected for E1 120 Ω twisted pair cable (with transformer). 011: The 75 Ω internal impedance matching is selected for E1 75 Ω coaxial cable (with transformer). 100: The 100 Ω internal impedance matching is selected for E1 75 Ω coaxial cable (transformer). 101: The 75 Ω internal impedance matching is selected for T1 100 Ω twisted pair cable (transformer). 100: The 100 Ω internal impedance matching is selected for E1 75 Ω coaxial cable (transformer). 101: The 110 Ω internal impedance matching is selected for T1 100 Ω twisted pair cable (transformer-less). 101: The 110 Ω internal impedance matching is selected for E1 120 Ω twisted pair cable (transformer-less). 110: The 120 Ω internal impedance matching is selected for E1 120 Ω twisted pair cable (transformer-less). 111: The external impedance matching is selected for E1 120 Ω twisted pair cable (transformer-less). 111: The external impedance matching is selected for E1 120 Ω twisted pair cable (transformer-less).										

TCF1 - Transmit Configuration Register 1

205H, 2 405H, 4	245H, 285H, 2C5H 145H, 485H, 4C5H 345H, 685H, 6C5H <i>CH0)</i> te	I, 105H, 145H, 185H, 1C5I I, 305H, 345H, 385H, 3C5I I, 505H, 545H, 585H, 5C5I I, <i>(CH25~CH28)</i>	н, (CH9~CH16)							
7	6	6 5 4 3 2 1 0								
TMF_DEF2	2 TMF_DE	F1 TMF_DEF0	TCK_ES	TD_INV	T_CODE	T_MD1	T_MD0			
Bit	Name			Descrip	otion					
7 - 5	TMF_DEF[2:0]	These bits are valid only i indication on the TMFn pi 000: PRBS/ARB indicatio detection is switched to th 001: SAIS indication. 010: TOC indication. 011: TLOS indication. 100: SEXZ indication. 101: SBPV indication in T 110: SEXZ + SBPV indication 111: SLOS indication in T	n. n when the PRBS/ ne receive path. (de ransmit Dual Rail R ation in Transmit Du ransmit Dual Rail R	ARB detection is sw fault) Z Format mode. Res al Rail RZ Format mo Z Format mode. Res	itched to the transm served in Transmit S ode. Reserved in Tra	nit path. Or reserved ingle Rail NRZ Form ansmit Single Rail N	d when the PRBS/ARB nat mode. RZ Format mode.			
4	TCK_ES	This bit selects the active 0: Falling edge. (default) 1: Rising edge.	edge of the TCLKn	pin.						
3	TD_INV	This bit determines the ac 0: Active high. (default) 1: Active low.			pins.					
2	T_CODE	This bit selects the line co 0: B8ZS (in T1/J1 mode) 1: AMI.	/ HDB3 (in E1 mode	e). (default)						
1 - 0	T_MD[1:0]	These bits determines the 00: Transmit Single Rail N or 2.048 MHz (in E1 mod 01: Transmit Dual Rail Nf T1/J1 mode) or 2.048 MH 10: Transmit Dual Rail R2 11: Reserved.	IRZ Format system e) clock is input on RZ Format system i Iz (in E1 mode) cloc	interface. The data is TCLKn. nterface. The data is k is input on TCLKn.	input on TDPn and (default)	TDNn in NRZ form				

PULS - Transmit Pulse Configuration Register

	ite Du							
ult Value: 02 7	6	5	2	1	3	2	1	0
-	-	•			PULS3	PULS2	PULS1	PULS0
Bit	Name				Descrip	tion		
7 - 4 3 - 0	- PULS[3:0]	Reserved. These bits select o waveform.	ne of the eight p	preset waveform	templates for	short haul application o	r enable user-prog	rammable art
		PULS[3:0]	Operation Mode	Transmit Clock	Ca	ble Impedance	Cable Range	Cable Loss
		0000	E1	2.048 MHz		2 differential interface, pedance matching mode	-	0 ~ 12 dB
		0001	E1	2.048 MHz	Oth	ner E1 interfaces	-	0 ~ 12 dB
		0010 (default)	DSX1	1.544 MHz		100 Ω	0 ~ 133 ft	0 ~ 0.6 dB
	1	0011	DSX1	1.544 MHz		100 Ω	133 ~ 266 ft	0.6 ~ 1.2 dE
				1.544 MHz		100 Ω	266 ~ 399 ft	1.2 ~ 1.8 dE
		0100	DSX1	ware field that is a		100.0	399 ~ 533 ft	1.8 ~ 2.4 dE
		0100 0101	DSX1 DSX1	1.544 MHz		100 Ω		
				1.544 MHz 1.544 MHz		100 Ω	533 ~ 655 ft	2.4 ~ 3.0 dE
		0101	DSX1				533 ~ 655 ft -	2.4 ~ 3.0 dE 0 ~ 12 dB

SCAL - Amplitude Scaling Control Register

207H, 407H,	247H, 287H, 2C7H 447H, 487H, 4C7H 647H, 687H, 6C7H (<i>CH0)</i> ite	I, 107H, 147H, 187H, 1C7I I, 307H, 347H, 387H, 3C7I I, 507H, 547H, 587H, 5C7I I, <i>(CH25~CH28)</i>	Н, (CH9~CH16)				
7	6	5	4	3	2	1	0
·	•	SCAL5	SCAL4	SCAL3	SCAL2	SCAL1	SCAL0
Bit	Name			Descrip	tion		
7 - 6	-	Reserved.					
5 - 0	SCAL[5:0]	These bits specify a scali In T1/J1 mode, the stand standard value will result In E1 mode, the standard standard value will result Note: The default value should be written to these	ard value is '110110 in 2% scaling up or d value is '100001' f in 3% scaling up or for SCAL[5:0] is '110	' for the waveform ar down against the wa for the waveform am down against the wa 0110' which is the T	nplitude. If necessa veform amplitude. T plitude. If necessan veform amplitude. T	ry, increasing or de he scale range is fr y, increasing or dec he scale range is fr	rom +20% to -100%. creasing by '1' from the rom +100% to -100%.

AWG0 - Arbitrary Waveform Generation Control Register 0

208H, 2 408H, 4	248H, 288H, 2C8H 448H, 488H, 4C8H 648H, 688H, 6C8H <i>(CH0)</i> ite	I, 108H, 148H, 188H, 1C I, 308H, 348H, 388H, 3C I, 508H, 548H, 588H, 5C I, <i>(CH25~CH28)</i>	8Н, (<i>СН9~СН16</i>)				
7	6	5	4	3	2	1	0
•	DONE	RW	SAMP4	SAMP3	SAMP2	SAMP1	SAMP0
Bit	Name			Descri	ption		
7	-	Reserved.					
6	DONE	This bit is valid only wh to '1XXX'). This bit dete 0: Disable. (default) 1: Enable.				the PULS[3:0] bits ((b3~0, PULS,) are set
5	RW	This bit is valid only wh to '1XXX'). This bit dete 0: Write data to RAM. (1: Read data from RAM	ermines read/write dire default)	•	form is enabled (i.e.,	the PULS[3:0] bits ((b3~0, PULS,) are set
4 - 0	SAMP[4:0]	These bits are valid or are set to '1XXX'). The 00000: The RAM samp 00001: The RAM samp 00010: The RAM samp 10001: The RAM samp 10010: The RAM samp 10011 ~ 11111: The RA	se bits specify the RAM ble address is 0. (defau ble address is 1. ble address is 2. ble address is 17. ble address is 18.	M sample address. It)	waveform is enable	d (i.e., the PULS[3:	0] bits (b3~0, PULS,)

AWG1 - Arbitrary Waveform Generation Control Register 1

Address: 009H,	049H, 089H, 0C9H	, 109H, 149H, 189H, 1C9ł	H, (CH1~CH8)				
209H, 2	249H, 289H, 2C9H	, 309H, 349H, 389H, 3C9H	H, (CH9~CH16)				
409H, 4	449H, 489H, 4C9H	, 509H, 549H, 589H, 5C9H	H, (CH17~CH24)				
609H, (649H, 689H, 6C9H	, (CH25~CH28)					
7C9H ((CH0)						
Type: Read / Wr	ite						
Default Value: 00	Н						
7	6	5	4	3	2	1	0
-	WDAT6	WDAT5	WDAT4	WDAT3	WDAT2	WDAT1	WDAT0
Bit	Name			Descri	ption		
7	-	Reserved.					
6 - 0	WDAT[6:0]	These bits are valid only are set to '1XXX'). These bits contain the te AWG0,). They are not u	emplate sample data	a to be stored in R	AM which address		

RCF0 - Receive Configuration Register 0

20AH, 40AH,	24AH, 28AH, 2C/ 44AH, 48AH, 4C/ 64AH, 68AH, 6C/ (<i>CH0)</i> ite	4H, 30AH 4H, 50AH										
7	6		5 4 3 2 1 0									
RCKH	RHZ	<u>:</u>	R_OFF	R120IN	R_SING	R_TERM2	R_TERM1	R_TERM0				
Bit	Name				Descri	ption						
7	RCKH	patterr	n generation is disa .K. (default)	utput on RCLKn wh bled in the receive p		d. This bit is valid on	ly when LLOS is de	tected and the AIS and				
6	RHZ	corres 0: Low	This bit determines the output of all receive system interfaced pins (including RDn, RDPn, RDNn, RMFn and RCLKn) when the corresponding receiver is powered down. 0: Low level. 1: High-Z. (default)									
5	R_OFF	0: Norr 1: Pow	mal operation. (def /er down.									
4	R120IN	configu 0: Part are use	uration is enabled. tially Internal Impered. ed. (default)	This bit selects the i dance Matching mo	nternal impedance n de. An internal prog	natching mode.	M) and a value-fixe	al impedance matching ed external resistor (Rr)				
3	R_SING	0: Rec	eive Differential line			e used to receive sig eive signal. RRINGr						
2 - 0	R_TERM[2:0]	matchi In Rec 000: TI 001: TI 010: TI 011: TI 1XX: E	ng mode of the red eive Differential mo he 100 Ω internal i he 110 Ω internal i he 120 Ω internal in he 75 Ω internal in External impedance wive Single Ended	eive path to match ode: mpedance matching mpedance matching mpedance matching matching is selecte	the cable impedance g is selected for T1 1 g is selected for J1 1 g is selected for E1 1 is selected for E1 75 ad for T1 100 Ω , J1 1	2. 10 Ω twisted pair ca 10 Ω twisted pair ca 120 Ω twisted pair ca 5 Ω coaxial cable. 110 Ω, E1 120 Ω twi	uble. ble. able. sted pair cable and	s select the impedance E1 75 Ω coaxial cable. ese bits is a don't-care.				

RCF1 - Receive Configuration Register 1

20BH, 40BH,	24BH, 28BH, 2CBI 44BH, 48BH, 4CBI 64BH, 68BH, 6CBI <i>(CH0)</i> ite	н, 10вн, 14вн, 18вн, 1С н, 30вн, 34вн, 38вн, 3С н, 50вн, 54вн, 58вн, 5С н, <i>(СН25~СН28)</i>	вн, (СН9~СН16)						
7	7 6 5 4 3 2 1								
RMF_DEF	EF2 RMF_DEF1 RMF_DEF0 RCK_ES RD_INV R_CODE R_MD1 R_MD0								
Bit	Name			Descrij	ption				
7 - 5	RMF_DEF[2:0]	These bits are valid only put on the RMFn pin. 000: PRBS/ARB indicati detection is switched to t 001: LAIS indication. 010: XOR data of positive 011: Recovered clock (R 100: LEXZ indication. 101: LBPV indication. 110: LEXZ + LBPV indication.	on when the PRBS/ ne transmit path. (de e and negative slice CLK).	ARB detection is sw efault)					
4	RCK_ES	This bit selects the active 0: Rising edge. (default) 1: Falling edge.	edge of the RCLKr	pin.					
3	RD_INV	This bit determines the a 0: Active high. (default) 1: Active low.	ctive level on the RI	n, RDPn and RDNn	pins.				
2	R_CODE	This bit selects the line c 0: B8ZS (in T1/J1 mode) 1: AMI.							
1 - 0	R_MD[1:0]	These bits determines th 00: Receive Single Rail mode) or 2.048 MHz (in I 01: Receive Dual Rail NF T1/J1 mode) or 2.048 MH 10: Receive Dual Rail RZ J1 mode) or 2.048 MHz (11: Receive Dual Rail Sli the Slicer.	NRZ Format system E1 mode) recovered RZ Format system in Iz (in E1 mode) reco Format system inter in E1 mode) recove	n interface. The data clock is output on R terface. The data is overed clock is output rface. The data is output red clock is output or	CLKn. output on RDPn and it on RCLKn. (default utput on RDPn and R n RCLKn.	RDNn in NRZ form) DNn in RZ format a	nat and a 1.544 MHz (in and a 1.544 MHz (in T1/		

RCF2 - Receive Configuration Register 2

20CH, 40CH,	ite	CH, 30CH, 340 CH, 50CH, 540	CH, 38CH, 3 CH, 58CH, 5	вссн, (сн9~с	CH16)					
7	6		5	4		3		2	1	0
-	•			·				•	MG1	MG0
Bit	Name					De	scription			
7 - 2	-	Reserved.								
1 - 0	MG[1:0]	These bits so 00: 0 dB. (de 01: 20 dB. 10: 26 dB. 11: 32 dB.		onitor Gain.						

LOS - LOS Configuration Register

40DH, 4	te	H, 30DH, 34DH H, 50DH, 54DH	, 38DH, 3C , 58DH, 5C		6)			
7	6		5	4	3	2	1	0
LAC	ALOS2	AL	OS1	ALOS0	TALOS1	TALOS0	TDLOS1	TDLOS0
Bit	Name				Des	cription		
7	LAC	0: T1.231 (in T	1/J1 mode)	SLOS and AIS / G.775 (in E1 r ETSI 300233 &				
6 - 4	ALOS[2:0]	vals, LLOS is o	leclared. Th settings fo	ne consecutive p r Normal Receiv	oulse intervals (N) ar	itude of the data is less e determined by the LA onitor mode are differen e Mode	C bit (b7, LOS,).	·
				LOS[2:0]	Q (Vpp)	vs. 6.0 Vpp (dB)	vs. 4.74 Vpp (dB)]
				000	0.5	21.58	19.54	-
			00	01 (default)	0.7	18.66	16.61	
				010	0.9	16.48	14.43	-
				011	1.2	13.98	11.93	1
			-	100	-1.4	12.64	10.59	
				101	1.6	11.48	9.43	
				110	1.8	10.46	8.41	
				111	2.0	9.54	7.49]
			ALOS	[2:0] Setting	in Line Monitor N	lode		
			A	ALOS[2:0]	Q (Vpp)	vs. 6.0 Vpp (dB)	vs. 4.74 Vpp (dB)	
				000	1.0	15.56	13.52	1
			00	01 (default)	1.4	12.64	10.59	1
				010	1.8	10.46	8.41	1
						0.74		-
				011	2.2	8.71	6.67	

3 - 2	TALOS[1:0]	These bits select the amplitude threshold. When the amplitude of the data is less than the threshold for a certain period, TLOS is declared. The period is determined by the TDLOS bits (b1~0, LOS,). When the amplitude of a pulse is above the threshold, TLOS is cleared. For Differential line interface: 00: 1.2 Vp. 01: 0.9 Vp. (default) 10: 0.6 Vp. 11: 0.4 Vp. For Single Ended line interface: 00: 0.61 Vp. 01: 0.48 Vp. (default) 10: 0.32 Vp. 11: 0.24 Vp.
1 - 0	TDLOS[1:0]	These bits select the period. When the amplitude of the data is less than a certain voltage for the period, TLOS is declared. The voltage is determined by the TALOS bits (b3~2, LOS,). 00: 16-pulse. 01: 32-pulse. (default) 1X: 64-pulse.

ERR - Error Detection & Insertion Control Register

20EH, 40EH, 60EH,	, 24EH, 28EH, 2CE , 44EH, 48EH, 4CE , 64EH, 68EH, 6CE <i>(CH0)</i> rite	:H, 10EH, 14EH, 18EH, 10 :H, 30EH, 34EH, 38EH, 30 :H, 50EH, 54EH, 58EH, 50 :H, <i>(CH25~CH28)</i> 5	CEH, (CH9~CH16)	3	2	1	0
EXZ_DE	F BPV_IN	IS ERR_INS	CNT_SEL2	CNT_SEL1	CNT_SEL0	CNT_MD	CNT_STOP
Bit	Name			Descrip	ption		
7	EXZ_DEF	This bit selects the EXZ of 0: ANSI. (default) 1: FCC.					
6	BPV_INS	This bit controls whether Writing '1' to this bit will in This bit is cleared once the	nsert a BPV on the n he BPV insertion is c	next available mark ir completed.	n the data stream to		
5	ERR_INS	This bit controls whether A transition from '0' to '1' This bit is cleared once the	on this bit will insert he single bit error ins	a single bit error to t sertion is completed.	the generated PRBS		
4 - 2	CNT_SEL[2:0]	These bits select what ki 000: Disable. (default) 001: LBPV. 010: LEXZ. 011: LBPV + LEXZ. 100: SBPV. 101: SEXZ. 110: SBPV + SEXZ. 111: PRBS/ARB error.					
1	CNT_MD	This bit determines whet 0: Manually by setting the 1: Every-one second aut	e CNT_STOP bit (b0 omatically.), ERR,). (default)	updated automatical	ly or manually.	
0	CNT_STOP	This bit is valid only when A transition from '0' to '1' This bit must be cleared	on this bit updates t	he ERRCH & ERRC	L registers.		

AISG - AIS Generation Control Register

20FH, 40FH, 60FH, 7CFH Type: Read / Wr	Address: 00FH, 04FH, 08FH, 0CFH, 10FH, 14FH, 18FH, 1CFH, (<i>CH1~CH8</i>) 20FH, 24FH, 28FH, 2CFH, 30FH, 34FH, 38FH, 3CFH, (<i>CH9~CH16</i>) 40FH, 44FH, 48FH, 4CFH, 50FH, 54FH, 58FH, 5CFH, (<i>CH17~CH24</i>) 60FH, 64FH, 68FH, 6CFH, (<i>CH25~CH28</i>) 7CFH (<i>CH0</i>) Type: Read / Write Default Value: 00H										
7	6	5	4	3	2	1	0				
· .	-	· ·		ASAIS_SLOS	ASAIS_LLOS	ALAIS_SLOS	ALAIS_LLOS				
Bit	Name Description										
7 - 4	-	Reserved.									
3	ASAIS_SLOS	This bit controls the AIS g 0: Disable. (default) 1: Enable.	eneration in the red	ceive path once SLO	S is detected.						
2	ASAIS_LLOS	This bit controls the AIS g 0: Disable. (default) 1: Enable.	eneration in the red	ceive path once LLO	S is detected.						
1	ALAIS_SLOS	This bit controls the AIS generation in the transmit path once SLOS is detected. 0: Disable. (default) 1: Enable.									
0	ALAIS_LLOS This bit controls the AIS generation in the transmit path once LLOS is detected. 0: Disable. (default) 1: Enable.										

PG - Pattern Generation Control Register

610H	I, 650H, 690H, 6D0H H <i>(CH0)</i> Vrite	, 510Н, 550Н, 590Н, 5D0H , <i>(CH25~CH28)</i>	I, (CH17~CH24)							
7	6	2	1	0						
-	PG_CK	C PG_EN1	PG_EN0	PG_POS	PAG_INV	PRBG_SEL1	PRBG_SEL0			
Bit	Name			Descrip	otion					
6	PG_CK	Reserved. This bit selects the reference clock when the pattern (including PRBS, ARB & IB) is generated. When the pattern is generated in the receive path: 0: XCLK. (default) 1: Recovered clock from the received signal. When the pattern is generated in the transmit path: 0: XCLK. (default) 1: Transmit clock, i.e., the clock input on TCLKn (in Transmit Single Rail NRZ Format mode and in Transmit Dual Rail NRZ Format mode) or the clock recovered from the data input on TDPn and TDNn (in Transmit Dual Rail RZ Format mode)								
5 - 4	PG_EN[1:0]	These bits select the patter 00: Disable. (default) 01: PRBS. 10: ARB. 11: IB.	ern to be generated.							
3	PG_POS	This bit selects the pattern 0: Transmit path. (default) 1: Receive path.		ARB & IB) generation	n direction.					
2	PAG_INV	This bit controls whether t 0: Normal. (default) 1: Invert.	This bit controls whether to invert the generated PRBS/ARB pattern. D: Normal. (default)							
1 - 0	PRBG_SEL[1:0]	These bits are valid only v 00: 2 ²⁰ - 1 QRSS. (defaul 01: 2 ¹⁵ - 1 PRBS. 1X: 2 ¹¹ - 1 PRBS.		ern is generated. Th	ney select the PRBS	pattern.				

PD - Pattern Detection Control Register

211H, 2 411H, 4	251H, 291H, 2D1H 451H, 491H, 4D11H 551H, 691H, 6D1H <i>(CH0)</i> ite	, 111H, 151H, 191H, 1D1H, , 311H, 351H, 391H, 3D1H H, 511H, 551H, 591H, 5D1H , <i>(CH25~CH28)</i>	, (CH9~CH16)				
7	6	5	4	3	2	1	0
· ·	-	•	-	PD_POS	PAD_INV	PAD_SEL1	PAD_SEL0
Bit	Name			Descrip	ntion		
7 - 4	-	Reserved.					
3	PD_POS	This bit selects the pattern 0: Receive path. (default) 1: Transmit path.	(including PRBS, A	ARB & IB) detection	direction.		
2	PAD_INV	This bit controls whether to 0: Normal. (default) 1: Invert.	o invert the data be	fore PRBS/ARB dete	ection.		
1 - 0		These bits select the desir 00: 2 ²⁰ - 1 QRSS. 01: 2 ¹⁵ - 1 PRBS. 10: 2 ¹¹ - 1 PRBS. 11: ARB. (default)	ed PRBS/ARB patt	ern to be detected.			

ARBL - Arbitrary Pattern Generation / Detection Low-Byte Register

212H, 2 412H, 4	252H, 292H, 2D2H 452H, 492H, 4D2H 652H, 692H, 6D2H <i>(CH0)</i> ite	I, 112H, 152H, 192H, 1D2 , 312H, 352H, 392H, 3D2 , 512H, 552H, 592H, 5D2 , (CH25~CH28)	H, (CH9~CH16)				
7	6	5	4	3	2	1	0
ARB7	ARB6	ARB5	ARB4	ARB3	ARB2	ARB1	ARB0
Bit	Name			Descri			
7 - 0	ARB[7:0]	These bits, together with be generated or detected			•	or detected. The AR	B23 bit is the first bit to

ARBM - Arbitrary Pattern Generation / Detection Middle-Byte Register

213H, 2 413H, 4	253H, 293H, 2D3H 253H, 493H, 4D3H 253H, 693H, 6D3H C <i>H0)</i> te	i, 113H, 153H, 193H, 1D3i , 313H, 353H, 393H, 3D3i , 513H, 553H, 593H, 5D3i , <i>(CH25~CH28)</i>	Н, (СН9~СН16)							
7	6	5	4	3	2	1	0			
ARB15 ARB14 ARB13 ARB12 ARB11 ARB10						ARB9	ARB8			
Bit	Name			Descri	ption					
7 - 0	ARB[15:8]	(Refer to the description	fer to the description of the ARBL register.)							

ARBH - Arbitrary Pattern Generation / Detection High-Byte Register

214H, 2 414H, 4	254H, 294H, 2D4H 154H, 494H, 4D4H 554H, 694H, 6D4H <i>CH0)</i> te	, 114H, 154H, 194H, 1D4H , 314H, 354H, 394H, 3D4H , 514H, 554H, 594H, 5D4H , <i>(CH25~CH28)</i>	, (СН9~СН1́6)				
7	6	5	4	3	2	1	0
ARB23	ARB22	ARB21	ARB20	ARB19	ARB18	ARB17	ARB16
Bit	Name			Descri	ption		
7 - 0	ARB[23:16]	(Refer to the description o	f the ARBL register.)			

IBL - Inband Loopback Control Register

215H, 2 415H, 4	255H, 295H, 2D5H 155H, 495H, 4D5H 355H, 695H, 6D5H CH0) te	H, 115H, 155H, 195H, 1D5H H, 315H, 355H, 395H, 3D5H H, 515H, 555H, 595H, 5D5H H, <i>(CH25~CH28)</i>	Н, (CH9~CH16)							
7	6	5	4	3	2	1	0			
·	-	IBGL1	IBGL0	IBAL1	IBAL0	IBDL1	IBDL0			
Bit	Name			Descri	ption					
7 - 6	-	Reserved.								
5 - 4	IBGL[1:0]	These bits define the leng 00: 5-bit long in the IBG[4 01: 6-bit long in the IBG[5 10: 7-bit long in the IBG[6 11: 8-bit long in the IBG[7	i:0] bits (b4~0, IBG, 5:0] bits (b5~0, IBG, 5:0] bits (b6~0, IBG,). (default)).).	ammed in the IBG[7:	0] bits (b7~0, IBG,	.).			
3 - 2	IBAL[1:0]	00: 5-bit long in the IBA[4 01: 6-bit long in the IBA[5 10: 7-bit long in the IBA[6	 are bits of the length of the valid target activate IB detection code programmed in the IBA[7:0] bits (b7~0, IBDA,). b: 5-bit long in the IBA[4:0] bits (b4~0, IBDA,). (default) b: 6-bit long in the IBA[5:0] bits (b5~0, IBDA,). b: 7-bit long in the IBA[6:0] bits (b6~0, IBDA,). b: 8-bit long in the IBA[7:0] bits (b7~0, IBDA,). 							
1 - 0	IBDL[1:0]	These bits define the leng 00: 5-bit long in the IBD[4 01: 6-bit long in the IBD[5 10: 7-bit long in the IBD[6 11: 8-bit long in the IBD[7	i:0] bits (b4~0, IBDD, 5:0] bits (b5~0, IBDD, 5:0] bits (b6~0, IBDD,	,). ,). (default) ,).	ction code programm	ed in the IBD[7:0] bi	its (b7~0, IBDD,).			


IBG - Inband Loopback Generation Code Definition Register

216H, 2 416H, 4	256H, 296H, 2D6H 56H, 496H, 4D6H 556H, 696H, 6D6H	, 116H, 156H, 196H, 1D6H , 316H, 356H, 396H, 3D6H , 516H, 556H, 596H, 5D6H , <i>(CH25~CH28)</i>	н, (СН9~СН1́6)				
Type: Read / Write Default Value: 01	te						
7	6	5	4	3	2	1	0
IBG7	IBG6	IBG5	IBG4	IBG3	IBG2	IBG1	IBG0
Bit	Name			Descrip	otion		
7 - 0	IBG[7:0]	The IBG[X:0] bits define IBG0 bit is the last bit to b					

IBDA - Inband Loopback Detection Target Activate Code Definition Register

			, 117H, 157H, 197H, 1D7 , 317H, 357H, 397H, 3D7					
			, 517H, 557H, 597H, 5D					
	,	57H, 697H, 6D7H	, (CH25~CH28)					
Type: Rea Default Va		te						
	7	6	5	4	3	2	1	0
I	IBA7	IBA6	IBA5	IBA4	IBA3	IBA2	IBA1	IBA0
Bit		Name			Descri	ption		
7 - 0	C	IBA[7:0]	The IBA[X:0] bits define IBL,). The IBA0 bit is t		•	ection code. The 'X'	is determined by th	e IBAL[1:0] bits (b3~2,

IBDD - Inband Loopback Detection Target Deactivate Code Definition Register



LOOP - Loopback Control Register

219H, 2 419H, 4 619H, 0 7D9H (259H, 299H, 2D9I 459H, 499H, 4D9I 659H, 699H, 6D9I (<i>CH0)</i>	н, 119Н, 159Н, 199Н, 1D9H H, 319Н, 359Н, 399Н, 3D9H H, 519Н, 559Н, 599Н, 5D9H H, <i>(CH25~CH28)</i>	I, (CH9~CH16)						
e: Read / Wr fault Value: 00									
7	6	5	4	3	2	1	0		
-	-	•	-	AUTOLP	DLP	RLP	ALP		
Bit	Name			Descrip	otion				
7 - 4	-	Reserved.		•					
3	AUTOLP	This bit determines wheth 0: Automatic Digital/Remo 1: Automatic Digital/Remo vate IB code is detected i the deactivate IB code is o	ote Loopback is disa ote Loopback is enal n the transmit/receiv	bled. (default) bled. The correspond ve path for more thar	ding channel will ent n 5.1 sec.; and will r				
2	DLP	This bit controls whether I 0: Disable. (default) 1: Enable.	Digital Loopback is e	enabled.					
1	RLP	This bit controls whether f 0: Disable. (default) 1: Enable.	his bit controls whether Remote Loopback is enabled. : Disable. (default)						
0	ALP	This bit controls whether 0: Disable. (default) 1: Enable.	Analog Loopback is	enabled.					

INTES - Interrupt Trigger Edges Select Register

21AH, 2 41AH, 4	65AH, 69AH, 6DA (<i>CH0)</i> ite	H, 31AH, 35 H, 51AH, 55	5AH, 39AH, 3D 5AH, 59AH, 5D					
7	6		5	4	3	2	1	0
· ·	AIS_IE	S	PA_IES	TOC_IES	TCKLOS_IES	TLOS_IES	LOS_IES	IB_IES
Bit	Name				Descrip	tion		
7	-	Reserved.						
6	AIS_IES	0: A trans INTS1,) 1: Any tra LAIS_IS b	ition from '0' to / the SAIS_IS to nsition from '0' it (b6, INTS1,	o '1' on the LAIS_S bit (b7, INTS1,) to to '1' or from '1' to) / the SAIS_IS bit (l	'1' respectively. (defa '0' on the LAIS_S b b7, INTS1,) to '1' re	/ the SAIS_S bit (built) bit (b6, STAT1,) /	o7, STAT1,) will s	et the LAIS_IS bit (b6, , STAT1,) will set the
5	PA_IES	0: A transi 1: Any trar	tion from '0' to nsition from '0'	'1' on the PA_S bit (to '1' or from '1' to '0	S bit (b5, STAT1,). b5, STAT1,) will set i' on the PA_S bit (b5	, STAT1,) will set		
4	TOC_IES	0: A transi	tion from '0' to	'1' on the TOC_S bit	C_S bit (b4, STAT0,) t (b4, STAT0,) will s i' on the TOC_S bit (b	et the TOC_IS bit (
3	TCKLOS_IES	0: A transi	tion from '0' to	1' on the TCKLOS_	KLOS_S bit (b3, STAT S bit (b3, STAT0,) v i' on the TCKLOS_S	will set the TCKLOS) to '1'. (default) _IS bit (b3, INTS0,) to
2	TLOS_IES	0: A transi 1: Any trar	tion from '0' to nsition from '0'	'1' on the TLOS_S b to '1' or from '1' to '0		set the TLOS_IS b (b2, STAT0,) will s	set the TLOS_IS bit	1'. (default) (b2, INTS0,) to '1'.
1	LOS_IES	0: A transi INTS0,) 1: Any trai	ition from '0' to / the SLOS_IS nsition from '0') '1' on the LLOS_S bit (b1, INTS0,) to to '1' or from '1' to	'1' respectively. (def	the SLOS_S bit (bault) bit (b0, STAT0,) /	o1, STAT0,) will se	et the LLOS_IS bit (b0, , STAT0,) will set the
0	IB_IES	0: A transi the IBD_IS 1: Any trar	ition from '0' to S bit (b0, INTS1 nsition from '0'	'1' on the IBA_S bit ,) to '1' respective to '1' or from '1' to '0	ly. (default)	BD_S bit (b0, STA1 1, STAT1,) / the I	1,) will set the IBA	A_IS bit (b1, INTS1,) / 1,) will set the IBA_IS

INTM0 - Interrupt Mask Register 0

21BH, 2 41BH, 4	25BH, 29BH, 2DB 45BH, 49BH, 4DB 65BH, 69BH, 6DB <i>(CH0)</i> te	3H, 11BH, 15BH, 19BH, 3H, 31BH, 35BH, 39BH, 3H, 51BH, 55BH, 59BH, 3H, <i>(CH25~CH28)</i>	3DBH, (CH9~CH16)				
7	6	5	4	3	2	1	0
DAC_IM	TJA_IN	/ RJA_IM	TOC_IM	TCKLOS_IM	TLOS_IM	SLOS_IM	LLOS_IM
Bit	Name			Descrip	tion		
7	DAC_IM	This bit is the waveforr 0: Interrupt is enabled. 1: Interrupt is masked.	•	nterrupt mask.			
6	TJA_IM	This bit is the TJA FIF 0: Interrupt is enabled. 1: Interrupt is masked.		ow interrupt mask.			
5	RJA_IM	This bit is the RJA FIF 0: Interrupt is enabled. 1: Interrupt is masked.	(default)	·			
4	TOC_IM	This bit is the Line Driv 0: Interrupt is enabled. 1: Interrupt is masked.	(default)				
3	TCKLOS_IM	This bit is the TCLKn r 0: Interrupt is enabled. 1: Interrupt is masked.	(default)				
2	TLOS_IM	This bit is the TLOS in 0: Interrupt is enabled. 1: Interrupt is masked.	(default)				
1	SLOS_IM	This bit is the SLOS in 0: Interrupt is enabled. 1: Interrupt is masked.	(default)				
0	LLOS_IM	This bit is the LLOS in 0: Interrupt is enabled. 1: Interrupt is masked.	·				

INTM1 - Interrupt Mask Register 1

21CH, 41CH,	25CH, 29CH, 2DC 45CH, 49CH, 4DC 65CH, 69CH, 6DC <i>(CH0)</i> ite	CH, 11CH, 15CH, 19CH, 1 CH, 31CH, 35CH, 39CH, 3 CH, 51CH, 55CH, 59CH, 5 CH, <i>(CH25~CH28)</i>	DCH, (CH9~CH16)							
7	6	5	4	3	2	1	0			
SAIS_IM	LAIS_II	M PA_IM	·	-	-	IBA_IM	IBD_IM			
Bit	Name			Descri	ption					
7	SAIS_IM	This bit is the SAIS inter 0: Interrupt is enabled. 1: Interrupt is masked. (
6	LAIS_IM	This bit is the LAIS inter 0: Interrupt is enabled. 1: Interrupt is masked. (
5	PA_IM	This bit is the PRBS/AR 0: Interrupt is enabled. 1: Interrupt is masked. (tion interrupt mask.						
4 - 2	-	Reserved.								
1	IBA_IM	This bit is the activate IE 0: Interrupt is enabled. 1: Interrupt is masked. (
0	IBD_IM	This bit is the deactivate 0: Interrupt is enabled. 1: Interrupt is masked. (sk.						

INTM2 - Interrupt Mask Register 2

21DH, 41DH, 61DH,	, 25DH, 29DH, 2DE , 45DH, 49DH, 4DE , 65DH, 69DH, 6DE <i>(CH0)</i>	DH, 11DH, 15DH, 19DH, DH, 31DH, 35DH, 39DH, DH, 51DH, 55DH, 59DH, DH, <i>(CH25~CH28)</i>	3DDH, (CH9~CH16)				
ult Value: 3 7		5	4	3	2	1	0
-	•	SBPV_IM	LBPV_IM	SEXZ_IM	LEXZ_IM	ERR_IM	CNTOV_IM
Bit	Name			Descri	ption		
7 - 6	-	Reserved.					
5	SBPV_IM	This bit is the SBPV in 0: Interrupt is enabled. 1: Interrupt is masked.	•				
4	LBPV_IM	This bit is the LBPV int 0: Interrupt is enabled. 1: Interrupt is masked.					
3	SEXZ_IM	This bit is the SEXZ int 0: Interrupt is enabled. 1: Interrupt is masked.	·				
2	LEXZ_IM	This bit is the LEXZ int 0: Interrupt is enabled. 1: Interrupt is masked.	·				
1	ERR_IM	This bit is the PRBS/A 0: Interrupt is enabled. 1: Interrupt is masked.		Χ.			
0	CNTOV_IM	This bit is the ERRCH 0: Interrupt is enabled. 1: Interrupt is masked.	· ·	overflow interrupt ma	ask.		

STAT0 - Status Register 0

21EH, 41EH,	25EH, 29EH, 2DE 45EH, 49EH, 4DE 65EH, 69EH, 6DE	EH, 11EH, 15EH, 19EH, 10 EH, 31EH, 35EH, 39EH, 31 EH, 51EH, 55EH, 59EH, 51 EH, <i>(CH25~CH28)</i>	DEH, (CH9~CH16)						
ault Value: 00 7)Н 6	5	4	3	2	1	0		
AUTOLP_	S -		TOC_S	TCKLOS_S	TLOS_S	SLOS_S	LLOS_S		
Bit	Name			Descrip	otion				
7	AUTOLP_S	0: Out of automatic Digit	is bit indicates the automatic Digital/Remote Loopback status. Out of automatic Digital/Remote Loopback. (default) In automatic Digital/Remote Loopback.						
6 - 5	-	Reserved.	•						
4	TOC_S	This bit indicates the TC 0: No TOC is detected. (1: TOC is detected.							
3	TCKLOS_S	This bit indicates the TC 0: TCLKn is not missing 1: TCLKn is missing.							
2	TLOS_S	This bit indicates the TL 0: No TLOS is detected. 1: TLOS is detected.							
1	SLOS_S	This bit indicates the SL 0: No SLOS is detected. 1: SLOS is detected.							
0	LLOS_S	This bit indicates the LL 0: No LLOS is detected. 1: LLOS is detected.							

STAT1 - Status Register 1

	H									
7	6	5	4	3	2	1	0			
SAIS_S	LAIS_S	PA_S	•	•	-	IBA_S	IBD_S			
Bit	Name			Descrip	tion					
7	_		This bit indicates the SAIS status. D: No SAIS is detected. (default)							
6		This bit indicates the LAIS 0: No LAIS is detected. (d 1: LAIS is detected.								
5		This bit indicates the PRB 0: The PRBS/ARB patterr 1: The PRBS/ARB patterr	is out of synchroniz	ation. (default)						
4 - 2	-	Reserved.								
1		This bit indicates the activ 0: No activate IB code is of 1: Activate IB code is determore than 5.1 sec. when	letected. (default) ected for more than 4		OLP bit (b3, LOOF	P,) is '0' or activate I	B code is detec			
0	IBD_S	This bit indicates the dead 0: No deactivate IB code i 1: Deactivate IB code is di is '0' or deactivate IB code	tivate IB code status s detected. (default) etected for more that	s. n 40 ms (in T1/J1 mc			OLP bit (b3,			

INTS0 - Interrupt Status Register 0

7E0H e: Read / W ault Value: 0	rite	п, (СП23~СП26)							
7	6	5	4	3	2	1	0		
DAC_IS	TJA_I	RJA_IS TOC_IS TCKLOS_IS TLOS_IS SLOS_IS LLOS_IS							
Bit	Name			Descrip	otion				
7	DAC_IS	This bit indicates the inte 0: No waveform amplitud 1: Waveform amplitude o	e overflow interrupt	is generated; or a '1'	is written to this bit.	(default)			
6	TJA_IS	This bit indicates the inte 0: No TJA FIFO overflow 1: TJA FIFO overflow or	or underflow interru	pt is generated; or a	'1' is written to this b				
5	RJA_IS	0: No RJA FIFO overflow	This bit indicates the interrupt status of the RJA FIFO overflow or underflow. D: No RJA FIFO overflow or underflow interrupt is generated; or a '1' is written to this bit. (default) I: RJA FIFO overflow or underflow interrupt is generated and is reported by the INT pin.						
4	TOC_IS	This bit indicates the inte 0: No TOC interrupt is ge 1: TOC interrupt is gener '1' on the TOC_S bit (b4, from '1' to '0') on the TOC	nerated; or a '1' is w ated and is reported STAT0,) set this b	vritten to this bit. (def I by the INT pin. Whe bit to '1'; when the TC	en the TOC_IES bit (
3	TCKLOS_IS	This bit indicates the inte 0: No TCLKn missing inter 1: TCLKn missing interru tion from '0' to '1' on the sition (from '0' to '1' or fro	errupt is generated; pt is generated and FCKLOS_S bit (b3, S	or a '1' is written to this reported by the IN STAT0,) set this bit	\overline{T} pin. When the TCK to '1'; when the TCK	LOS_IES bit (b3, IN			
2	TLOS_IS	This bit indicates the inte 0: No TLOS interrupt is g 1: TLOS interrupt is gene to '1' on the TLOS_S bit '1' or from '1' to '0') on th	enerated; or a '1' is erated and is reporte (b2, STAT0,) set th	written to this bit. (de d by the INT pin. Wh his bit to '1'; when th	nen the TLOS_IES b e TLOS_IES bit (b2,				
1	SLOS_IS	This bit indicates the inte 0: No SLOS interrupt is g 1: SLOS interrupt is gene '1' on the SLOS_S bit (b1 from '1' to '0') on the SLO	enerated; or a '1' is erated and is reporte I, STAT0,) set this	written to this bit. (de d by the INT pin. Wh bit to '1'; when the Lu	ien the LOS_IES bit				
0	LLOS_IS	This bit indicates the inte 0: No LLOS interrupt is g 1: LLOS interrupt is gene '1' on the LLOS_S bit (b0 from '1' to '0') on the LLO	enerated; or a '1' is rated and is reporte , STAT0,) set this	written to this bit. (de d by the INT pin. Wh bit to '1'; when the L0	en the LOS_IES bit				

INTS1 - Interrupt Status Register 1

221H, 20 421H, 4	61H, 2A1H, 2E1H 61H, 4A1H, 4E1H 61H, 6A1H, 6E1H CH0) e	H, 121H, 161H, 1A1H, 1E H, 321H, 361H, 3A1H, 3E H, 521H, 561H, 5A1H, 5E H, <i>(CH25~CH28)</i>	1H, (CH9~CH16)				
7	6	5	4	3	2	1	0
SAIS_IS	LAIS_I	S PA_IS	•	-	•	IBA_IS	IBD_IS
Bit	Name			Descrip	otion		
7	SAIS_IS	This bit indicates the inter 0: No SAIS interrupt is g 1: SAIS interrupt is gene on the SAIS_S bit (b7, S '1' to '0') on the SAIS_S	enerated; or a '1' is w rated and is reported TAT1,) set this bit to	vritten to this bit. (def by the INT pin. Whe o '1'; when the AIS_I	n the AIS_IES bit (b		
6	LAIS_IS	This bit indicates the inte 0: No LAIS interrupt is g 1: LAIS interrupt is gene on the LAIS_S bit (b6, S '1' to '0') on the LAIS_S	enerated; or a '1' is w rated and is reported TAT1,) set this bit to	ritten to this bit. (def by the INT pin. Whe o '1'; when the AIS_I	n the AIS_IES bit (b		
5	PA_IS	This bit indicates the inter 0: No PRBS/ARB patter 1: PRBS/ARB pattern sy is '0', a transition from '0 transition (from '0' to '1'	errupt status of the PF n synchronization inter nchronization interru 0' to '1' on the PA_S	RBS/ARB pattern syn errupt is generated; c pt is generated and i bit (b5, STAT1,) se	or a '1' is written to t is reported by the \overline{IN} et this bit to '1'; whe	IT pin. When the PA en the PA_IES bit (b	
4 - 2	-	Reserved.					
1	IBA_IS	This bit indicates the inter 0: No activate IB code inter 1: Activate IB code inter from '0' to '1' on the IBA '1' or from '1' to '0') on the	terrupt is generated; rupt is generated and _S bit (b1, STAT1,)	or a '1' is written to t d is reported by the set this bit to '1'; whe	INT pin. When the en the IB_IES bit (bl		
0	IBD_IS	This bit indicates the inte 0: No deactivate IB code 1: Deactivate IB code in from '0' to '1' on the IBD '1' or from '1' to '0') on the	e interrupt is generate terrupt is generated a _S bit (b0, STAT1,)	d; or a '1' is written t nd is reported by the set this bit to '1'; whe	e INT pin. When the en the IB_IES bit (bl		

INTS2 - Interrupt Status Register 2

422H, 622H,	462H, 4A2H, 4E2H 662H, 6A2H, 6E2H (<i>CH0</i>)	н, 322н, 362н, 3А2н, 3Е2 н, 522н, 562н, 5А2н, 5Е2 н, <i>(СН25~СН28)</i>							
ult Value: (7	00H 6	5	4	3	2	1	0		
-	•	SBPV_IS	LBPV_IS	SEXZ_IS	LEXZ_IS	ERR_IS	CNTOV_IS		
Bit	Name			Descrip	otion				
7 - 6	-	Reserved.							
5	SBPV_IS	This bit indicates the inte 0: No SBPV interrupt is g 1: SBPV interrupt is gen	enerated; or a '1' is	written to this bit. (de	efault)				
4	LBPV_IS	This bit indicates the inte 0: No LBPV interrupt is g 1: LBPV interrupt is gene	enerated; or a '1' is v	written to this bit. (de	fault)				
3	SEXZ_IS	This bit indicates the inte 0: No SEXZ interrupt is g 1: SEXZ interrupt is gene	enerated; or a '1' is	written to this bit. (de	efault)				
2	LEXZ_IS	This bit indicates the inte 0: No LEXZ interrupt is g 1: LEXZ interrupt is gene	enerated; or a '1' is v	written to this bit. (de	fault)				
1	ERR_IS	0: No PRBS/ARB error in	is bit indicates the interrupt status of the PRBS/ARB error. Io PRBS/ARB error interrupt is generated; or a '1' is written to this bit. (default) PRBS/ARB error interrupt is generated and is reported by the INT pin.						
0	CNTOV_IS	This bit indicates the inte 0: No ERRCH or ERRCL 1: ERRCH and ERRCL r	register overflow int	errupt is generated;	or a '1' is written to t				

ERRCL - Error Counter Low-Byte Register

223H, 2 423H, 4	263H, 2A3H, 2E3H 163H, 4A3H, 4E3H 363H, 6A3H, 6E3H <i>CH0)</i>	, 123H, 163H, 1A3H, 1E3I , 323H, 363H, 3A3H, 3E3I , 523H, 563H, 5A3H, 5E3I , <i>(CH25~CH28)</i>	Н, (СН9~СН1́6)				
7	6	5	4	3	2	1	0
ERRC7	ERRC6	ERRC5	ERRC4	ERRC3	ERRC2	ERRC1	ERRC0
Bit	Name			Descri	ption		
7 - 0	ERRC[7:0]	These bits, together with updated automatically or error counting; otherwise,	manually, as detern	nined by the CNT_N			

ERRCH - Error Counter High-Byte Register

Address: 024H, 0)64H, 0A4H, 0E4H	, 124H, 164H, 1A4H, 1E4H	I, (CH1~CH8)				
		, 324H, 364H, 3A4H, 3E4H					
424H, 4	164H, 4A4H, 4E4H	, 524H, 564H, 5A4H, 5E4H	I, (CH17~CH24)				
624H, 6	64H, 6A4H, 6E4H	, (CH25~CH28)					
7E4H (CH0)						
Type: Read							
Default Value: 00)H						
7	6	5	4	3	0	1	0
1	0	5	4	**************** 3	2	1	0
ERRC15	ERRC14	ERRC13	ERRC12	ERRC11	ERRC10	ERRC9	ERRC8
	Entrol	Entrono	ERROTE	Enton	Entrono	Entroo	Entroo
Bit	Name			Desc	ription		
7 - 0		(Defer to the description of	f the EDDCL regist	lor)	•		
7 - 0	ERRC[15:8]	(Refer to the description of	I THE ERRUL REGIST	.er.)			

JM - Jitter Measurement Configuration For Channel 0 Register

Address: 7E5H Type: Read / Wr Default Value: 0							
7	6	2	1	0			
•	· ·	·			JM_STOP	JM_MD	JM_BW
Bit	Name			Descr	iption		
7 - 3	-	Reserved.					
2	JM_STOP	This bit is valid only wher A transition from '0' to '1' This bit must be cleared b	on this bit updates th	ne JIT_PH, JIT_PL	. and JIT_NH, JIT_NL r	egisters.	
1	JM_MD	This bit selects the jitter n 0: The period is determin 1: The period is one seco	ed manually by settir		bit (b2, JM). (default)		
0	JM_BW	This bit selects the bandw 0: 10 Hz ~ 40 KHz (in T1, 1: 8 KHz ~ 40 KHz (in T1,	/J1 mode) / 20 Hz ~	100 KHz (in E1 mc			

JIT_PL - Positive Peak Jitter Measurement Low-Byte Register

Address: 7E6H Type: Read Default Value: 00)H								
7	6	5	4	3	2	1	0		
JIT_P7	JIT_P6	JIT_P5	JIT_P5 JIT_P4 JIT_P3 JIT_P2 JIT_P1						
Bit	Name			Descrip	otion				
7 - 0	JIT_P[7:0]	Description These bits, together with the JIT_P[11:8] bits, reflect the greatest positive peak value of the demodulated jitter signal which is measured by channel 0. They are updated automatically or manually, as determined by the JM_MD bit (b1, JM). They should be read in the next round of jitter measurement; otherwise, they will be overwritten. The relationship between the greatest positive peak value and the indication in these bits is: Positive Peak = [JIT_PH, JIT_PL] / 16 (UIpp)							

JIT_PH - Positive Peak Jitter Measurement High-Byte Register

Address: 7E7 Type: Read Default Value									
7	6		5	4		3	2	1	0
	· ·		•	-		JIT_P11	JIT_P10	JIT_P9	JIT_P8
Bit	Name					Desc	ription		
7 - 4	-	Reserved.							
3 - 0	JIT_P[11:8]	(Refer to the	(Refer to the description of the JIT_PL register.)						

JIT_NL - Negative Peak Jitter Measurement Low-Byte Register

Address: 7E8H Type: Read Default Value: 0	0Н							
7	6	5	4	3	2	1	0	
JIT_N7	JIT_N6	JIT_N5	JIT_N4	JIT_N3	JIT_N2	JIT_N1	JIT_N0	
Bit	Name			Descri	ption			
7 - 0	JIT_N[7:0]	These bits, together with the JIT_N[11:8] bits, reflect the greatest negative peak value of the demodulated jitter signal which is neasured by channel 0. They are updated automatically or manually, as determined by the JM_MD bit (b1, JM). They should be read in the next round of jitter measurement; otherwise, they will be overwritten. The relationship between the greatest negative peak value and the indication in these bits is: Negative Peak = [JIT_NH, JIT_NL] / 16 (Ulpp)						

JIT_NH - Negative Peak Jitter Measurement High-Byte Register

Address: 7E9H Type: Read Default Value: 0									
7	6	5		4	3	2	1	0	
•	•	-		-	JIT_N11	JIT_N10	JIT_N9	JIT_N8	
Bit	Name				Descrip	otion			
7 - 4	-	Reserved.			van Helder die				
3 - 0	JIT_N[11:8]	(Refer to the descri	(Refer to the description of the JIT_NL register.)						

6 JTAG

The IDT82P2828 supports the digital Boundary Scan Specification as described in the IEEE 1149.1 standards.

The boundary scan architecture consists of data and instruction registers plus a Test Access Port (TAP) controller. The control of the TAP is achieved through signals applied to the Test Mode Select (TMS) and Test Clock (TCK) input pins. Data is shifted into the registers via the Test

Data Input (TDI) pin, and shifted out of the registers via the Test Data Output (TDO) pin. Both TDI and TDO are clocked at a rate determined by TCK.

The JTAG boundary scan registers include BSR (Boundary Scan Register), DIR (Device Identification Register), BR (Bypass Register) and IR (Instruction Register). These will be described in the following pages. Refer to Figure-50 for architecture.




Figure-50 JTAG Architecture

6.1 JTAG INSTRUCTION REGISTER (IR)

The IR with instruction decode block is used to select the test to be executed or the data register to be accessed or both.

The instructions include: EXTEST, SAMPLE/PRELOAD, IDCODE, BYPASS, CLAMP and HIGHZ.

6.2 JTAG DATA REGISTER

6.2.1 DEVICE IDENTIFICATION REGISTER (IDR)

The IDR can be set to define the Version, the Part Number, the Manufacturer Identity and a fixed bit.

6.2.2 BYPASS REGISTER (BYP)

The BYP consists of a single bit. It can provide a serial path between the TDI input and the TDO output. Bypassing the BYR will reduce test access times.

6.2.3 BOUNDARY SCAN REGISTER (BSR)

The bidirectional ports interface to 2 boundary scan cells:

- In cell: The input cell is observable only.
- Out cell: The output cell is controllable and observable.

6.3 TEST ACCESS PORT (TAP) CONTROLLER

The TAP controller is a 16-state synchronous state machine. The states include: Test Logic Reset, Run-Test/Idle, Select-DR-Scan, Capture-DR, Shift-DR, Exit1-DR, Pause-DR, Exit2-DR, Update-DR, Select-IR-Scan, Capture-IR, Shift-IR, Exit1-IR, Pause-IR, Exit2-IR and Update-IR.

Figure-51 shows the state diagram. Note that the figure contains two main branches to access either the data or instruction registers. The value shown next to each state transition in this figure states the value present at TMS at each rising edge of TCK.




Figure-51 JTAG State Diagram

7 THERMAL MANAGEMENT

The device is designed to operate over the industry temperature range -40°C ~ +85°C. To ensure the functionality and reliability of the device, the maximum junction temperature, T_{jmax} , should not exceed 125°C. In some applications, the device will consume more power and a thermal solution should be provided to ensure the junction temperature T_j does not exceed T_{jmax} . Below is a table listing thermal data for the IDT82P2828.

Package	θ _{JC} (°C/W) ¹	θ_{JB} (°C/W) ²	θ _{JA} (°C/W) ³	Airflow (m/s)
			16.7	0
			12.8	1
640-pin	4.90	8.50	11.3	2
TEPBGA			10.5	3
			10.1	4
			9.9	5

Note:

1. Junction-to-Case Thermal Resistance

2. Junction-to-Board Thermal Resistance

3. Junction-to-Ambient Thermal Resistance

7.1 JUNCTION TEMPERATURE

Junction temperature T_j is the temperature of package typically at the geographical center of the chip where the device's electrical circuits are. It can be calculated as follows:

Equation 1: $T_i = T_A + P * \theta_{JA}$

Where:

 θ_{JA} = Junction-to-Ambient Thermal Resistance of the package

T_i = Junction Temperature

T_A = Ambient Temperature

P = *Device Power Consumption*

For the IDT82P2828, the above values are:

 $\theta_{\rm JA}$ = 16.7 °C/W (when airflow rate is 0 m/s. See the above table)

T_{jmax} = 125 °C

$$T_A = -40 \,^{\circ}\text{C} \sim 85 \,^{\circ}\text{C}$$

P = Refer to Section 8.3 Device Power Consumption and Dissipation (Typical) 1

7.2 EXAMPLE OF JUNCTION TEMPERATURE CAL-CULATION

Assume:

 θ_{JA} = 12.8 °C/W (airflow: 1 m/s)

 $P = 2.43 W (E1 \ 120 \Omega, \ 100\% \ ones, External Impedance matching)$

The junction temperature T_i can be calculated as follows:

 $T_i = T_A + P * \theta_{JA} = 85 \text{ °C} + 2.43 W X 12.8 \text{ °C/W} = 116.1 \text{ °C}$

The junction temperature of **116.1** °C is below the maximum junction temperature of 125 °C, so no extra heat enhancement is required.

In some operation environments, the calculated junction temperature might exceed the maximum junction temperature of 125 °C and an external thermal solution such as a heatsink is required.

7.3 HEATSINK EVALUATION

A heatsink is expanding the surface area of the device to which it is attached. θ_{JA} is now a combination of device case and heatsink thermal resistance, as the heat flowing from the die junction to ambient goes through the package and the heatsink. θ_{JA} can be calculated as follows:

Equation 2:
$$\theta_{JA} = \theta_{JC} + \theta_{HJ}$$

Where:

 θ_{JC} = Junction-to-Case (heatsink) Thermal Resistance θ_{HA} = Heatsink-to-Ambient Thermal Resistance

__For the IDT82P2828, θ_{.IC} is 4.90 °C/W.

 θ_{HA} determines which heatsink can be selected to ensure the junction temperature does not exceed T_{jmax} . According to Equation 1 and 2, the heatsink-to-ambient thermal resistance θ_{HA} can be calculated as follows:

Equation 3: $\theta_{HA} = (T_i - T_A) / P - \theta_{JC}$

Assume:

$$T_j = 125 \text{ °C} (T_{jmax})$$

 $T_A = 85 \text{ °C}$
 $P = 4.68 \text{ W} (E1 75 \Omega, 100\% \text{ ones}, Fully Internal Impedance matching})$
 $\theta_{1C} = 4.90 \text{ °C/W}$

The Heatsink-to-Ambient thermal resistance θ_{HA} can be calculated as follows:

θ_{HA} = (125 °C - 85 °C) / 4.68 W - 4.90 °C/W = 3.65 °C/W

That is, if a heatsink whose heatsink-to-ambient thermal resistance θ_{HA} is below or equal to 3.65 °C/W is used in such operation environment, the junction temperature will not exceed the maximum junction temperature.

8 PHYSICAL AND ELECTRICAL SPECIFICATIONS

8.1 ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Min	Max	Unit
VDDD	Digital Core Power Supply	-0.5	2.2	V
VDDA	Analog Core Power Supply	-0.5	4.6	V
VDDIO	I/O Power Supply	-0.5	4.6	V
VDDT0~28	Power Supply for Transmitter Driver	-0.5	4.6	V
VDDR0~28	Power Supply for Receiver	-0.5	4.6	V
	Input Voltage, Any Digital Pin	GND - 0.5	6	V
V _{in}	Input Voltage, Any RTIP and RRING pin ¹	GND - 0.5	VDDR + 0.5	V
	ESD Voltage, Any Pin ²	2000		V
	Transient Latch-up Current, Any Pin		100	mA
l _{in}	Input Current, Any Digital Pin ³	-10	10	mA
	DC Input Current, Any Analog Pin ³		±100	mA
Pd	Maximum Power Dissipation in Package		2.4 ⁴	W
Tj	Junction Temperature		125	°C
Τ _s	Storage Temperature	-65	+150	°C

Note:

1. Reference to ground.

2. Human body model.

3. Constant input current.

4. If device power consumption exceeds this value, a heatsink must be used. Refer to Chapter 7 Thermal Management.

Caution:

Exceeding the above values may cause permanent damage. Functional operation under these conditions is not implied. Exposure to absolute maximum rating conditions for extended period may affect device reliability.

8.2 RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Тур.	Мах	Unit
T _{op}	Operating Temperature Range	-40		85 ¹	°C
VDDIO	Digital I/O Power Supply	3.13	3.3	3.47	V
VDDA	Analog Core Power Supply	3.13	3.3	3.47	V
VDDD	Digital Core Power Supply	1.71	1.8	1.89	V
VDDT	Power Supply for Transmitter Driver	3.13	3.3	3.47	V
VDDR	Power Supply for Receiver	3.13	3.3	3.47	V
V _{IL}	Input Low Voltage	-0.5		0.8	V
V _{IH}	Input High Voltage	2.0		VDDIO+0.5	V
Note:			ł	<u></u>	ł

1. An external thermal solution such as heatsink may be required depending on the mode of operation. Refer to Chapter 7 Thermal Management.

8.3 DEVICE POWER CONSUMPTION AND DISSIPATION (TYPICAL)¹

		Total Consumption (W)				Total Device Power Dissipation (for Thermal Consideration, W)			Per-Channel Power Down Saving (mW) ²			
Mode	Parameter	1.8 V	3.3 V	Total	Fully Internal R120IN=1 ³	Partially Internal R120IN=0 ⁴	External ⁵	Fully Internal R120IN=1 ³	Partially Internal R120IN=0 ⁴	External ⁵		
E1/120 Ω	PRBS	0.29	2.94	3.23	3.23	2.48	1.97	80	60	40		
	100% ones	0.29	3.99	4.28	4.28	3.18	2.43	130	90	70		
E1/75 Ω	PRBS	0.29	3.17	3.46	3.46	2.99	1.98	90	60	50		
	100% ones	0.29	4.39	4.68	4.68	4.00	2.49	150	120	80		
T1/100 Ω	QRSS	0.23	3.30	3.52	3.52	2.77	2.63	100	80	60		
	100% ones	0.23	4.85	5.09	5.09	3.99	3.78	160	120	90		
J1/110 Ω	QRSS	0.23	3.17	3.40	3.40	2.66	2.59	100	70	60		
	100% ones	0.23	4.59	4.82	4.82	3.73	3.63	150	110	90		

Note:

1. Test conditions: VDDx (typical) at 25 °C operating temperature (ambient).

2. The R_OFF bit (b5, RCF0,...) and T_OFF bit (b5, TCF0,...) are set to '1' to enable per-channel power down.

3. The transmitter is in Internal Impedance Matching mode and the receiver is in Fully Internal Impedance Matching mode. That is, the R120IN bit (b4, RCF0,...) is set to '1'. And the T_TERM[2:0] bits (b2~0, TCF0,...) and R_TERM[2:0] bits (b2~0, RCF0,...) are set according to different cable conditions.

4. The transmitter is in Internal Impedance Matching mode and the receiver is in Partially Internal Impedance Matching mode. That is, the R120IN bit (b4, RCF0,...) is set to '0'. And the T_TERM[2:0] bits (b2~0, TCF0,...) and R_TERM[2:0] bits (b2~0, RCF0,...) are set according to different cable conditions.

5. For E1 mode, both the transmitter and the receiver are in External Impedance Matching mode. That is, the T_TERM[2:0] bits (b2~0, TCF0,...) are set to '111' and the R_TERM[2:0] bits (b2~0, RCF0,...) are set to '1xx'. For T1/J1 mode, as the transmitter External Impedance Matching mode is not supported, the transmitter is in Internal Impedance Matching mode and the receiver is in Internal Impedance Matching mode. That is, the T_TERM[2:0] bits (b2~0, TCF0,...) are set to '1xx'.

8.4 DEVICE POWER CONSUMPTION AND DISSIPATION (MAXIMUM) ¹

Mada	-	То	otal Consumption (W)	Total Device Power Dissipation (for Thermal Consideration, W)			
Mode	Parameter	1.89 V	3.47 V	Total	Fully Internal R120IN=1 ²	Partially Internal R120IN=0 ³	External ⁴	
E1/120 Ω	PRBS	0.32	3.14	3.47	3.47	2.72	2.21	
	100% ones	0.34	4.23	4.57	4.57	3.47	2.72	
E1/75 Ω	PRBS	0.34	3.37	3.71	3.71	3.24	2.23	
	100% ones	0.34	4.65	4.99	4.99	4.31	2.80	
T1/100 Ω	QRSS	0.26	3.54	3.80	3.80	3.06	2.91	
	100% ones	0.26	5.10	5.37	5.37	4.27	4.06	
J1/110 Ω	QRSS	0.26	3.37	3.63	3.63	2.89	2.82	
	100% ones	0.26	4.86	5.12	5.12	4.03	3.93	

Note:

1. Test conditions: VDDx (maximum) at 85 °C operating temperature (ambient).

2. The transmitter is in Internal Impedance Matching mode and the receiver is in Fully Internal Impedance Matching mode. That is, the R120IN bit (b4, RCF0,...) is set to '1'. And the T_TERM[2:0] bits (b2~0, TCF0,...) and R_TERM[2:0] bits (b2~0, RCF0,...) are set according to different cable conditions.

3. The transmitter is in Internal Impedance Matching mode and the receiver is in Partially Internal Impedance Matching mode. That is, the R120IN bit (b4, RCF0,...) is set to '0'. And the T_TERM[2:0] bits (b2~0, TCF0,...) and R_TERM[2:0] bits (b2~0, RCF0,...) are set according to different cable conditions.

4. For E1 mode, both the transmitter and the receiver are in External Impedance Matching mode. That is, the T_TERM[2:0] bits (b2~0, TCF0,...) are set to '111' and the R_TERM[2:0] bits (b2~0, RCF0,...) are set to '1xx'. For T1/J1 mode, as the transmitter External Impedance Matching mode is not supported, the transmitter is in Internal Impedance Matching mode and the receiver is in Internal Impedance Matching mode. That is, the T_TERM[2:0] bits (b2~0, TCF0,...) are set according to different cable conditions and the R_TERM[2:0] bits (b2~0, RCF0,...) are set to '1xx'.

8.5 D.C. CHARACTERISTICS

@ TA = -40 to +85 °C, VDDIO = $3.3 \text{ V} \pm 5\%$, VDDD = $1.8 \text{ V} \pm 5\%$

Symbol	Parameter	Min	Тур.	Мах	Unit	Test Conditions
V _{OL}	Output Low Voltage			0.40	V	VDDIO = 3.13 V, I _{OL} = 4 mA, 8 mA
V _{OH}	Output High Voltage	2.4		VDDIO	V	VDDIO = 3.13 V, I _{OH} = 4 mA, 8 mA
V _{T+}	Schmitt Trigger Input Low to High Threshold	1.8			V	
V _{T-}	Schmitt Trigger Input High to Low Threshold			0.7	V	
R _{pu}	Internal Pull-up /Pull-down Resistor	50	70	115	KΩ	
IIL	Input Low Current	-1	0	+1	μA	V _{IL} = GNDD
I _{IH}	Input High Current	-1	0	+1	μA	V _{IH} = VDDIO
C _{in}	Input Digital Pin Capacitance			10	pF	
C _{out}	Output Load Capacitance			50	pF	
C _{out}	Output Load Capacitance (bus pins)			100	pF	
I _{ZL}	Leakage Current of Digital Output in High-Z mode	-10		10	μA	GNDIO < V _O < VDDIO
Z _{OH}	Output High-Z on TTIPn, TRINGn pins	10			KΩ	

8.6 E1 RECEIVER ELECTRICAL CHARACTERISTICS

Paran	neter	Min	Тур.	Мах	Unit	Test Conditions
Receiver Sensitivity tial mode with Cable I			15		dB	with Nominal Pulse Amplitude of 3.0 V for 120 Ω
Receiver Sensitivity Ended mode with C kHz			12		dB	- and 2.37 V for 75 Ω termination, adding -18 dB interference signal.
Signal to Noise Interfe	erence Margin	-14			dB	@cable loss 0-6 dB
Analog LOS Level (Normal Mode)	ALOS[2:0] 000 001 (default) 010 011 100 101 110 111		0.5 0.7 0.9 1.2 1.4 1.6 1.8 2.0		V _{pp}	In Differential mode, measured between RTIP and RRING pins. In Singled Ended mode, measured between RTIP and GNDA pins Refer to Table-17 for LLOS Criteria Declare and Clear.
	LOS hysteresis		0.25			
Analog LOS Level (Line Monitor Mode)	ALOS[2:0] 000 001 (default) 010 011 1xx (reserved)		1.0 1.4 1.8 2.2		V _{pp}	Measured on the line with the monitor gain set by the MG[1:0] bits (b1~0, RCF2,) equal to the resistive attenuation. Refer to Table-17 for LLOS Criteria Declare and Clear.
	LOS hysteresis		0.41		-	
Allowable Consecutiv G.775 I.431 / ETSI300233			32 2048			
LOS Reset		12.5			% ones	G.775, ETSI 300233
Receive Intrinsic Jitte	r			0.05	U.I.	JA disabled; wide band
Input Jitter Tolerance: 1 Hz ~ 20 Hz 20 Hz ~ 2.4 KHz 18 KHz ~ 100 KHz		37 5 2			U.I. U.I. U.I.	G.823, with 6 dB Cable Attenuation
Receiver Differential I	nput Impedance		2.6		KΩ	
Receiver Common ance to GND	Mode Input Imped-		1.6		ΚΩ	─ @1024 KHz; Rx port is high-Z
Receiver Single E Impedance to GND	nded mode Input		3.1		ΚΩ	The RRINGn pins are open.
Receive Return Loss: 51 KHz ~ 102 KHz 102 KHz ~ 2.048 M 2.048 MHz ~ 3.072	<u>z</u> 1Hz	12 18 14			dB dB dB	G.703
Receive Path Delay: Single Rail Dual Rail NRZ Dual Rail RZ				6.6 1.8 1.5	U.I. U.I. U.I.	JA Disabled

8.7 T1/J1 RECEIVER ELECTRICAL CHARACTERISTICS

Param	neter	Min	Тур.	Max	Unit	Test Conditions
Receiver Sensitivity c tial mode with Cable L			15		dB	with Nominal Pulse Amplitude of 3.0 V for 100 Ω ter-
Receiver Sensitivity Ended mode with Cab			12		dB	mination, adding -18 dB interference signal.
Signal to Noise Interfe	erence Margin	-14			dB	
Analog LOS Level (Normal Mode)	ALOS[2:0] 000 001 (default) 010 011 100 101 110 111 LOS hysteresis		0.5 0.7 0.9 1.2 1.4 1.6 1.8 2.0 0.25		V _{pp}	In Differential mode, measured between RTIP and RRING pins. In Singled Ended mode, measured between RTIP and GNDA pins Refer to Table-17 for LLOS Criteria Declare and Clear.
Analog LOS Level (Line Monitor Mode)	ALOS[2:0] 000 001 (default) 010 011 1xx (reserved)		1.0 1.4 1.8 2.2		V _{pp}	Measured on the line with the monitor gain set by the MG[1:0] bits (b1~0, RCF2,) equal to the resistive attenuation. Refer to Table-17 for LLOS Criteria Declare and Clear.
	LOS hysteresis		0.41		1	
Allowable Consecutive T1.231 - 1993 I.431	e Zeros before LOS:		175 1544			
LOS Reset		12.5			% ones	G.775, ETSI 300233
Receive Intrinsic Jitter				0.05	U.I.	JA disabled; Wide band
Input Jitter Tolerance: 0.1 Hz ~ 1 Hz 4.9 Hz ~ 300 Hz 10 KHz ~ 100 KHz		138.0 28.0 0.4			U.I. U.I. U.I.	AT&T62411
Receiver Differential In	nput Impedance		3.1		KΩ	
Receiver Common M ance to GND	Mode Input Imped-		2.2		KΩ	─ @772 KHz; Rx port is high-Z
Receiver Single Er Impedance to GND	nded mode Input		4		KΩ	The RRINGn pins are open.
Receive Return Loss: 39 KHz ~ 77 KHz 77 KHz ~ 1.544 MH 1.544 MHz ~ 2.316	lz	20 20 20			dB dB dB	G.703
Receive Path Delay: Single Rail Dual Rail NRZ Dual Rail RZ			6.5 2.5 1.4		U.I. U.I. U.I.	JA Disabled

8.8 E1 TRANSMITTER ELECTRICAL CHARACTERISTICS

Parameter		Min	Тур.	Max	Unit	Test Conditions
Output Pulse Amplitude: E1, 75 Ω load E1, 120 Ω load		2.14 2.7	2.37 3.0	2.60 3.3	V V	Differential Line Inter- face mode
Zero (Space) Level: E1, 75 Ω load E1, 120 Ω load		-0.237 -0.3		+0.237 0.3	V V	Differential Line Inter- face mode
Transmit Amplitude Variation with Supp	bly	-1		+1	%	
Difference between Pulse Sequences f (T1.102)	or 17 consecutive pulses			200	mV	
Output Pulse Width at 50% of Nominal	Amplitude	232	244	256	ns	
Ratio of the Amplitudes of Positive and Center of the Pulse Interval (G.703)	d Negative Pulses at the	0.95		1.05		
Ratio of the Width of Positive and Nega of the Pulse Interval (G.703)	tive Pulses at the Center	0.95		1.05		
Transmit Analog LOS Level (TALOS) (Differential line interface)	TALOS[1:0] 00 01 (default) 10 11		1.2 0.9 0.6 0.4		V _p	Measured on the TTIP and TRING pins.
Transmit Analog LOS Level (TALOS) (Single Ended line interface)	TALOS hysteresis TALOS[1:0] 00 01 (default) 10 11		0.08 0.61 0.48 0.32 0.24		V _p	Measured on the TTIP pin.
	TALOS hysteresis		0.04			
Transmit Return Loss (G.703): 51 KHz ~ 102 KHz 102 KHz ~ 2.048 MHz 2.048 MHz ~ 3.072 MHz		8 14 10			dB dB dB	
Intrinsic Transmit Jitter 20 Hz ~ 100 KHz				0.050	U.I.	TCLK is jitter free
Transmit Path Delay: Single Rail Dual Rail NRZ Dual Rail RZ			8.5 4.5 4.4		U.I. U.I. U.I.	JA is disabled
Line Short Circuit Current			100	1	mAp	Measured on pin

8.9 T1/J1 TRANSMITTER ELECTRICAL CHARACTERISTICS

Parameter		Min	Тур.	Max	Unit	Test Conditions
Output Pulse Amplitude		2.4	3.0	3.6	V	Differential Line Interface mode
Zero (Space) Level		-0.15		0.15	V	
Transmit Amplitude Variation with Supp	ly	-1		+1	%	
Difference between Pulse Sequences for (T1.102)	or 17 consecutive pulses			200	mV	
Output Pulse Width at 50% of Nominal	Amplitude	338	350	362	ns	
Pulse Width Variation at the Half Amplit	ude (T1.102)			20	ns	
Imbalance between Positive and Neg (T1.102)	ative Pulses Amplitude	0.95		1.05		
Output Power Levels (T1.102-1993): @772 KHz @1544 KHz (Referenced to Power at	t 772 KHz)	12.6 -29		17.9	dBm dBm	
Transmit Analog LOS Level (TALOS) (Differential line interface)	TALOS[1:0] 00 01 (default) 10 11 TALOS hysteresis		1.2 0.9 0.6 0.4 0.08		Vp	Measured on the TTIP and TRING pins.
Transmit Analog LOS Level (TALOS) (Single Ended line interface)	TALOS[1:0] 00 01 (default) 10 11		0.61 0.48 0.32 0.24		Vp	Measured on the TTIP pin.
Transmit Return Loss (G.703): 39 KHz ~ 77 KHz 77 KHz ~ 1.544 MHz 1.544 MHz ~ 2.316 MHz	TALOS hysteresis	8 14 10	0.04		dB dB dB	
Intrinsic Transmit Jitter: 10 Hz ~ 8 KHz 8 KHz ~ 40 KHz 10 Hz ~ 40 KHz Wide Band				0.020 0.025 0.025 0.050	U.I.p-p U.I.p-p U.I.p-p U.I.p-p	TCLK is jitter free
Transmit Path Delay (JA is disabled): Single Rail Dual Rail NRZ Dual Rail RZ			8.2 4.1 4.3		U.I. U.I. U.I.	JA is disabled
Line Short Circuit Current			100		mAp	Measure on pin

8.10 TRANSMITTER AND RECEIVER TIMING CHARACTERISTICS

Symbol	Parameter	Min	Тур.	Max	Unit
	MCLK Frequency: E1 T1/J1		2.048 X n 1.544 X n (n = 1 ~ 8)		MHz MHz
	MCLK Tolerance	-100		100	ppm
	MCLK Duty Cycle	30		70	%
ransmit Path		I			1
	TCLK Frequency: E1 T1/J1		2.048 1.544		MHz MHz
	TCLK Tolerance	-50		+50	ppm
	TCLK Duty Cycle	10		90	%
t1	Transmit Data Setup Time	40			ns
t2	Transmit Data Hold Time	40			ns
	Delay Time of OE low to Driver High-Z			1	μs
	Delay Time of TCLK low to Driver High-Z		TBD		μs
Receive Path		I			1
	Clock Recovery Capture Range ¹ : E1 T1/J1		+80 / -80 +180 / -180		ppm ppm
	RCLK Duty Cycle ²	40	50	60	%
t4	RCLK Pulse Width ² : E1 T1/J1	457 607	488 648	519 689	ns ns
t5	RCLK Pulse Width Low Time: E1 T1/J1	203 259	244 324	285 389	ns ns
t6	RCLK Pulse Width High Time: E1 T1/J1	203 259	244 324	285 389	ns ns
	Rise/Fall Time ³	20			ns
t7	Receive Data Setup Time: E1 T1/J1	200 200	244 324		ns ns
t8	Receive Data Hold Time: E1 T1/J1	200 200	244 324		ns ns


Note:


1. Relative to nominal frequency, MCLK = +100 or -100 ppm.

2. RCLK duty cycle width will vary depending on extent of the received pulse jitter displacement. Maximum and minimum RCLK duty cycles are for worst case jitter conditions (0.2 UI displacement for E1 per ITU G.823).

3. For all digital outputs. $C_{load} = 15 \text{ pF}.$










Figure-53 Receive Clock Timing Diagram

8.11 CLKE1 TIMING CHARACTERISTICS

CLKE1 outputs 2.04	8 MHz dock				
			I		<u>I</u>
t1	CLKE1 Pulse Width		488		ns
t2	CLKE1 Pulse Width High Time	232	244	256	ns
t3	CLKE1 Pulse Width Low Time	232	244	256	ns
t4	LLOS Data Setup Time	217	244	271	ns
t5	LLOS Data Hold Time	217	244	271	ns
CLKE1 outputs 8kHz	z clock	- L			1
t1	CLKE1 Pulse Width		125		μs
t2	CLKE1 Pulse Width High Time	62.4	62.5	62.6	μs
t3	CLKE1 Pulse Width Low Time	62.4	62.5	62.6	μs
t4	LLOS Data Setup Time	62.38	62.5	62.62	μs
t5	LLOS Data Hold Time	62.38	62.5	62.62	μs





Figure-54 CLKE1 Clock Timing Diagram

8.12 JITTER ATTENUATION CHARACTERISTICS

Par	ameter	Min	Тур.	Мах	Unit
Jitter Transfer Function Corner (-3 dB) F	requency:				
E1, 32/64/128-bit FIFO T1/J1, 32/64/128-bit FIFO	JA_BW = 0 JA_BW = 1 JA_BW = 0 JA_BW = 1		6.63 0.87 5 1.28		Hz Hz Hz Hz
Jitter Attenuator:					
E1 (G.736) T1/J1 (AT&T pub.62411)	 @ 3 Hz @ 40 Hz @ 400 Hz @ 100 KHz @ 1 Hz @ 20 Hz @ 1 KHz @ 1.4 KHz @ 70 KHz 	-0.5 -0.5 +19.5 +19.5 0 0 +33.3 40 40			dB dB dB dB dB dB dB dB dB dB
Jitter Attenuator Latency Delay: 32-bit FIFO 64-bit FIFO 128-bit FIFO			16 32 64		U.I. U.I. U.I.
Input Jitter Tolerance before FIFO O Underflow: 32-bit FIFO 64-bit FIFO 128-bit FIFO	verflow or		28 56 120		U.I. U.I. U.I.








Figure-56 T1/J1 Jitter Tolerance Performance




Figure-57 E1 Jitter Transfer Performance




Figure-58 T1/J1 Jitter Transfer Performance

8.13 MICROPROCESSOR INTERFACE TIMING

8.13.1 SERIAL MICROPROCESSOR INTERFACE

A falling transition on \overline{CS} indicates the start of a read/write operation, and a rising transition indicates the end of the operation. After \overline{CS} is set to low, a 5-bit instruction on SDI is input to the device on the rising edge of SCLK. If the MSB is '1', it is a read operation. If the MSB is '0', it is a write operation. Following the instruction, an 11-bit address is clocked in on SDI to specify the register. If the device is in a read operation, the data read from the specified register is output on SDO on the falling edge of SCLK (refer to Figure-59). If the device is in a write operation, the data written to the specified register is input on SDI following the address byte (refer to Figure-60).




Figure-60 Write Operation in Serial Microprocessor Interface

Symbol	Description	Min.	Max.	Units
f _{OP}	SCLK Frequency		2.0	MHz
t _{CSH}	Minimum CS High Time	100		ns
t _{CSS}	CS Setup Time	50		ns
t _{CSD}	CS Hold Time	100		ns
t _{CLD}	Clock Disable Time	50		ns
t _{CLH}	Clock High Time	205		ns
t _{CLL}	Clock Low Time	205		ns
t _{DIS}	Data Setup Time	50		ns
t _{DIH}	Data Hold Time	150		ns
t _{PD}	Output Delay		150	ns
t _{DF}	Output Disable Time		50	ns




Figure-61 Timing Diagram

8.13.2 PARALLEL MOTOROLA NON-MULTIPLEXED MICROPROCESSOR INTERFACE

8.13.2.1 Read Cycle Specification

Symbol	Parameter	Min	MAX	Units
t _{SAR}	Address to valid read setup time	5		ns
t _{RSW}	Valid read signal width	41 (T1/J1) / 38 (E1) or wait until ACK activated		ns
t _{HAR}	Address to valid read hold time	0		ns
t _{RWV}	R/\overline{W} available time after valid $\overline{CS} + \overline{DS}$ signal falling edge	0		ns
t _{RWH}	R/\overline{W} hold time after valid $\overline{CS} + \overline{DS}$ signal falling edge	36 (T1/J1) / 33 (E1)		ns
t _{PRD}	Data propagation delay after valid $\overline{CS} + \overline{DS}$ signal falling edge		36 (T1/J1) / 33 (E1)	ns
t _{ZRD}	Valid read negated to output High-Z	5	20	ns




Figure-62 Parallel Motorola Non-Multiplexed Microprocessor Interface Read Cycle

8.13.2.2Write Cycle Specification

Symbol	Parameter	Min	MAX	Units
t _{SAW}	Address to valid write setup time	0		ns
t _{WSW}	Valid write signal width	5 or wait until ACK activated		ns
t _{HAW}	Address to valid write hold time	47 (T1/J1) / 35 (E1)		ns
t _{RWV}	R/\overline{W} available time after valid write signal falling edge	0		ns
t _{RWH}	R/W hold time after valid write signal falling edge	5 or wait until ACK activated		ns
t _{DV}	Data available time before valid write signal rising edge	5		ns
t _{DH}	Valid data hold time after valid write signal rising edge	5		ns
t _{REC}	Recovery time from write cycle	5		ns





Figure-63 Parallel Motorola Non-Multiplexed Microprocessor Interface Write Cycle

8.13.3 PARALLEL INTEL NON-MULTIPLEXED MICROPROCESSOR INTERFACE

8.13.3.1 Read Cycle Specification

Symbol	Parameter	Min	MAX	Units
t _{SAR}	Address to valid read setup time	5		ns
t _{RSW}	Valid read signal width	36 (T1/J1) / 33 (E1) or wait until RDY acti- vated		ns
t _{HAR}	Address to valid read hold time	0		ns
t _{PRD}	Data propagation delay after valid read signal falling edge		31 (T1/J1) / 28 (E1)	ns
t _{ZRD}	Valid read negated to output High-Z	5	20	ns




Note: $\overline{\text{WR}}$ shall be tied to high.

Figure-64 Parallel Intel Non-Multiplexed Microprocessor Interface Read Cycle

8.13.3.2Write Cycle Specification

Symbol	Parameter	Min	MAX	Units
t _{SAW}	Address to valid write setup time	0		ns
t _{wsw}	Valid write signal width	5 or wait until RDY activated		ns
t _{HAW}	Address to valid write hold time	47 (T1/J1) / 35 (E1)		ns
t _{DV}	Data available time before valid write signal rising edge	5		ns
t _{DH}	Valid data hold time after valid write signal rising edge	5		ns
t _{REC}	Recovery time from write cycle	5		ns



Note: RD shall be tied to high.

Figure-65 Parallel Intel Non-Multiplexed Microprocessor Interface Write Cycle

8.13.4 PARALLEL MOTOROLA MULTIPLEXED MICROPROCESSOR INTERFACE

8.13.4.1 Read Cycle Specification

Symbol	Parameter	Min	MAX	Units
t _{ASW}	Valid AS signal width	5		ns
t _{RSW}	Valid read signal width	41 (T1/J1) / 38 (E1) or wait until ACK activated		ns
t _{CSD}	Valid DS + CS falling edge delay after AS	0		ns
t _{RWV}	R/\overline{W} available time after valid $\overline{DS} + \overline{CS}$ signal falling edge	0		ns
t _{RWH}	R/\overline{W} hold time after valid $\overline{DS} + \overline{CS}$ signal falling edge	36 (T1/J1) / 33 (E1)		ns
t _{VAS}	Valid address to AS setup time	5		ns
t _{VAH}	Valid address to AS hold time	5		ns
t _{PRD}	Data propagation delay after valid DS + CS signal falling edge		36 (T1/J1) / 33 (E1)	ns
t _{ZRD}	Valid read negated to output High-Z before valid AS rising edge	5	20	ns




Figure-66 Parallel Motorola Multiplexed Microprocessor Interface Read Cycle

8.13.4.2Write Cycle Specification

Symbol	Parameter	Min	MAX	Units
t _{ASW}	Valid AS signal width	5		ns
t _{WSW}	Valid write signal width	5 or wait until ACK acti- vated		ns
t _{HCW}	$\overline{\text{DS}}$ + $\overline{\text{CS}}$ to valid hold time	47 (T1/J1) / 35 (E1)		ns
t _{RWV}	R/\overline{W} available time after valid write signal falling edge	0		ns
t _{RWH}	R/\overline{W} hold time after valid write signal falling edge	5		ns
t _{CSD}	Valid $\overline{\text{DS}}$ + $\overline{\text{CS}}$ falling edge delay after AS	0		ns
t _{VAS}	Valid address to AS setup time	5		ns
t _{VAH}	Valid address to AS hold time	5		ns
t _{ASD}	Valid AS rising edge delay after $\overline{\text{DS}}$ + $\overline{\text{CS}}$ rising edge	5		ns
t _{DV}	Data available time before valid write signal rising edge	5		ns
t _{DH}	Valid data hold time after valid write signal rising edge before the next AS rising edge	5		ns





Figure-67 Parallel Motorola Multiplexed Microprocessor Interface Write Cycle

8.13.5 PARALLEL INTEL MULTIPLEXED MICROPROCESSOR INTERFACE

8.13.5.1 Read Cycle Specification

Symbol	Parameter	Min	MAX	Units
t _{AEW}	Valid ALE signal width	5		ns
t _{RSW}	Valid read signal width	36 (T1/J1) / 33 (E1) or wait until RDY activated		ns
t _{CSD}	Valid RD + CS falling edge delay after ALE falling edge	0		ns
t _{VAS}	Valid address to ALE setup time	5		ns
t _{VAH}	Valid address to ALE hold time	5		ns
t _{PRD}	Data propagation delay after valid read signal falling edge		31 (T1/J1) / 28 (E1)	ns
t _{ZRD}	Valid read negated to output High-Z before valid ALE rising edge	5	20	ns




Note: WR shall be tied to high.

Figure-68 Parallel Intel Multiplexed Microprocessor Interface Read Cycle

8.13.5.2Write Cycle Specification

Symbol	Parameter	Min	MAX	Units
t _{AEW}	Valid ALE signal width	5		ns
t _{WSW}	Valid write signal width	5 or wait until RDY acti- vated		ns
t _{HCW}	\overline{WR} + \overline{CS} to valid hold time	47 (T1/J1) / 35 (E1)		ns
t _{CSD}	Valid $\overline{WR} + \overline{CS}$ falling edge delay after ALE falling edge	0		ns
t _{VAS}	Valid address to ALE setup time	5		ns
t _{VAH}	Valid address to ALE hold time	5		ns
t _{AED}	Valid ALE rising edge delay after WR + CS rising edge	5		ns
t _{DV}	Data available time before valid write signal rising edge	5		ns
t _{DH}	Valid data hold time after valid write signal rising edge before the next AS rising edge	5		ns




Note: $\overline{\text{RD}}$ shall be tied to high.

Figure-69 Parallel Intel Multiplexed Microprocessor Interface Write Cycle

8.14 JTAG TIMING CHARACTERISTICS

Symbol	Parameter	Min	Тур.	Мах	Unit
t1	TCK Period	100			ns
t2	TMS to TCK Setup Time; TDI to TCK Setup Time	25			ns
t3	TCK to TMS Hold Time; TCK to TDI Hold Time	25			ns
t4	TCK to TDO Delay Time			50	ns





Glossary

AIS	_	Alarm Indication Signal
AMI	_	Alternate Mark Inversion
ARB	_	Arbitrary Pattern
B8ZS	_	Binary 8 Zero Substitution
BPV	_	Bipolar Violation
CF	_	Corner Frequency
CV	_	Code Violation
DPLL	_	Digital Phase Locked Loop
EXZ	_	Excessive Zeroes
FIFO	_	First In First Out
HDB3	_	High Density Bipolar 3
HPS	_	Hitless Protection Switching
IB	_	Inband Loopback
LAIS	_	Line Alarm Indication Signal
LBPV	_	Line Bipolar Violation
LEXZ	_	Line Excessive Zeroes
LLOS	_	Line Loss of Signal
LOS	_	Loss Of Signal
NRZ	_	Non-Return to Zero
PBX	_	Private Branch Exchange
PRBS	_	Pseudo Random Bit Sequence
QRSS	_	Quasi-Random Signal Source
RJA	_	Receive Jitter Attenuator
RZ	_	Return to Zero
SAIS	_	System Alarm Indication Signal
SBPV	_	System Bipolar Violation
SDH	_	Synchronous Digital Hierarchy

IDT82P2828

SEXZ	_	System Excessive Zeroes
SLOS	_	System LOS
SONET	_	Synchronous Optical Network
TEPBGA	_	Thermally Enhanced Plastic Ball Grid Array
TJA	_	Transmit Jitter Attenuator
TLOS	_	Transmit Loss of Signal
тос	_	Transmit Over Current

Index

A

Alarm Indication Signal (AIS)	
-------------------------------	--

В

Bipolar Violation (BPV)	

С

cable coaxial cable	
clock input	
MCLK67	,
XCLK67	,
clock output	
CLKT1/CLKE161	
REFA/REFB62	2
CLKA/CLKB62	2
MCLK62	
recovery clock62	
Code Violation (CV)43	5
common control	5
Corner Frequency (CF)42)

D

decoder	33
---------	----

Ε

encoder	35
error counter	50
Excessive Zeroes (EXZ)	43

F

free running	
--------------	--

G

Η

heatsink	
high impedance	
Hitless Protection Switch (HPS)	

hitless switch	29
hot-swap	29
hot-switchover	29

L

impedance matching	
receive	
External Impedance Matching	29, 31
Fully Internal Impedance Matching	29
Partially Internal Impedance Matching	29
transmit	
External Impedance Matching	39
Internal Impedance Matching	39, 40
Interrupt	68

J

JA-Limit	
Jitter Measurement (JM)	
JTAG	

L

line interface	39
Differential	29
Single Ended	
transmit	
Differential	
Single Ended	10
line monitor	32
loopback	
Analog Loopback	54
Digital Loopback	
Dual Loopback	
Manual Remote Loopback + Automatic Digital Loopback	57
Manual Remote Loopback + Manual Digital Loopback	
Remote Loopback	55
Loss of Signal (LOS)	14
Line LOS (LLOS)	
System LOS (SLOS)	
Transmit LOS (TLOS)	

М

microprocessor interface	24, 71
monitoring	

G.772 monitoring	
line monitor	

Ρ

pattern	
ARB	
Inband Loopback (IB)	
PRBS	
power down	
receiver	
transmitter	
Protected Non-Intrusive Monitoring	

R

receive sensitivity
reset
global software reset71
hardware reset71
power-on reset71
Rx clock & data recovery

S

slicer	33
system interface	. 19, 33, 34
receive	
Dual Rail NRZ Format	33
Dual Rail RZ Format	33
Dual Rail Sliced	
Single Rail NRZ Format	33
transmit	
Dual Rail NRZ Format	34
Dual Rail RZ Format	34
Single Rail NRZ Format	34
-	
T	


Т

T1 / E1 / J1 mode selection	
Transmit Over Current (TOC)	

W

waveform template		5
-------------------	--	---

ORDERING INFORMATION



Data Sheet Document History

12/07/2005	Pages 10, 23, 31, 72, 73, 74, 123, 124, 129, 130, 149
01/11/2007	Page 132



CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 1-800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support: 408-360-1552 email:TELECOMhelp@idt.com

IDT and the IDT logo are trademarks of Integrated Device Technology, Inc.