

# CMOS STATIC RAM MODULE 256K (16K x 16-BIT) & IDT8M656S 128K (8K x 16-BIT)

## FEATURES:

- High-density 256K/128K-bit CMOS static RAM modules
- 16K x 16 organization (IDT8M656) with 8K x 16 option (IDT8M628)
- Upper byte (I/O<sub>9 16</sub>) and lower byte (I/O<sub>1 8</sub>) separated control

   Flexibility in application
- Equivalent to JEDEC standard for future monolithic
- 16K x 16/8K x 16 static RAMs • High-speed
- -Military 60ns (max.)
- Commercial 50ns (max.)
- Low-power consumption: typically less than 1W operating (IDT8M656), less than 1mW in standby
- Utilizes IDT7164s high-performance 64K static RAMs produced with advanced CEMOS<sup>™</sup> technology
- CEMOS process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Assembled with IDT's high-reliability vapor phase solder reflow process
- Offered in the JEDEC standard 40-pin, 600 mil wide ceramic sidebraze DIP
- Single 5V (±10%) power supply
- · Inputs and outputs directly TTL-compatible
- Modules available with semiconductor components 100% screened to MIL-STD-883, Class B
- Finished modules tested at Room, Hot and Cold temperatures for all AC and DC parameters as per customer requirements

## **DESCRIPTION:**

The IDT8M656/IDT8M628 are 265K/128K-bit high-speed CMOS static RAMs constructed on a multi-layered ceramic substrate using four IDT7164 8K x 8 static RAMs (IDT8M656) or two IDT7164 static RAMs (IDT8M628) in leadless chip carriers.

Functional equivalence to proposed monolithic static RAMs is achieved by utilization of an on-board decoder that interprets the higher order address  $A_{13}$  to select one of the two 8K x 16 RAMs as the by-16 output and using LB and UB as two extra chip select functions for lower byte ( $I/O_{1-8}$ ) and upper byte  $I/O_{9-16}$ ) control, respectively. (On IDT8M628 8K x 16 option,  $A_{13}$  needs to be externally grounded for proper operation.) Extremely high speeds are achievable by the use of IDT7164s fabricated in IDT's high-performance, high-reliability CEMOS technology. This state-of-the-art technology, combined with innovative circuit designable.


The IDT8M656/IDT8M628 are available with access times as fast as 50ns commercial and 60ns military temperature range, with maximum operating power consumption of only 1.8W (IDT8M656, 16K  $\times$  16 option). The module also offers a full standby mode of 440mW (max.).

The IDT8M656/IDT8M628 are offered in a high-density 40-pin, 600 mil center sidebraze DIP to take full advantage of the compact IDT7164s in leadless chip carriers.

All inputs and outputs of the IDT8M656/IDT8M628 are TTLcompatible and operate from a single 5V supply. (NOTE: Both  $V_{CC}$  pins need to be connected to the 5V supply and both GND pins need to be grounded for proper operation.) Fully asynchronous ciruitry is used requiring no clocks or refreshing for operation and provides equal access and cycle times for ease of use.

All IDT military module semiconductor components are 100% processed to the test methods of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

#### MILITARY AND COMMERCIAL TEMPERATURE RANGES

#### **PIN CONFIGURATION**



#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

SYMBOL	RATING	VALUE	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	v
T <sub>A</sub>	Operating Temperature	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-65 to +155	°C
PT	P <sub>T</sub> Power Dissipation		w
IOUT	I <sub>OUT</sub> DC Output Current		mA

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **DC ELECTRICAL CHARACTERISTICS**

 $V_{CC}$  = 5.0V  $\pm$  10%,  $V_{CC}$  (Min.) = 4.5V,  $V_{CC}$  (Max.) = 5.5V,  $V_{LC}$  = 0.2V,  $V_{HC}$  =  $V_{CC}$  = –0.2V

SYMBOL	PARAMETER	TEST CONDITIONS	IE MIN.	T8M650 TYP.	6S MAX.	IE MIN.	0T8M628 TYP.	BS MAX.	UNIT
$ I_{LI} $	Input Leakage Current	$V_{CC}$ = Max.; $V_{IN}$ = GND to $V_{CC}$	—		15	-		15	μA
I <sub>LO</sub>	Output Leakage Current	$\frac{V_{CC}}{CS} = Max.$ $\overline{CS} = V_{IH}, V_{OUT} = GND to V_{CC}$	-	_	15	-	-	15	μA
I <sub>CCX16</sub>	Operating Current in X16 Mode	$\label{eq:cs_linear} \begin{array}{ c c } \hline \hline CS, \ \overline{UB} \& \overline{LB} = V_{IL} \\ V_{CC} = Max., \ Output \ Open \\ f = f \ Max. \end{array}$	_	165	330	_	150	300	mA
I <sub>CCX8</sub>	Operating Current in X8 Mode	$\label{eq:constraint} \begin{array}{ c c c c c c c c c c c c c c c c c c c$		100	200	_	80	170	mA
I <sub>SB</sub> & I <sub>SB1</sub>	Standby Power Supply Current	$\label{eq:cs} \begin{array}{ c c } \hline \hline CS \geq V_{IH} \mbox{ or } \\ \hline UB \geq V_{IH} \mbox{ and } LB \geq V_{IH} \\ \hline V_{CC} = Max. \\ \hline Output \mbox{ Open} \end{array}$		4	80 <sup>(2)</sup>		2	40 <sup>(2)</sup>	mA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 8mA, V <sub>CC</sub> = Min.		_	0.4	-	_	0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -4mA, V <sub>CC</sub> = Min.	2.4	_		2.4			V

NOTE:

1.  $V_{CC} = 5V, T_A = +25^{\circ}C$ 

2. I<sub>SB</sub> and I<sub>SB1</sub> of IDT8M656/IDT8M628 at commercial temperature = 60mA/30mA.

## PIN NAMES

A <sub>0-13</sub>	Addresses
I/O <sub>1-16</sub>	Data Input/Output
CS	Chip Select
V <sub>CC</sub>	Power
WE	Write Enable
ŌE	Output Enable
GND	Ground
UB	Upper Byte Control
LB	Lower Byte Control

#### NOTES:

- 1. Both  $V_{CC}\, pins$  need to be connected to the 5V supply, and both GND pins need to be grounded for proper operation.
- On IDT8M628, 128K (8K x 16-Bit) option, A<sub>13</sub> (Pin 35) is required external grounding for proper operation.

## **RECOMMENDED DC OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2		6.0	V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	V

NOTE:


1. V<sub>IL</sub> (min) = -3.0V for pulse width less than 20ns.


#### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

GRADE	AMBIENT TEMPERATURE	GND	V <sub>cc</sub>
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	٥V	$5.0V \pm 10\%$

#### MILITARY AND COMMERCIAL TEMPERATURE RANGE

## **AC TEST CONDITIONS**





SRD8M656-003


#### AC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5V ±10%, All Temperature Ranges)

SYMBOL	PARAMETER	IDT8M	656S50 729S50 ONLY		656S60 628S60		656S70 628S70		656S85 628S85	IDT8M	656S100 628S100 ONLY	UNITS
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
READ CY	CLE											
t <sub>RC</sub>	Read Cycle Time	50	_	60	_	70		85		100		ns
<sup>t</sup> AA	Address Access Time	-	50	-	60		70	—	85		100	ns
t <sub>ACS</sub>	Chip Select Access Time	-	50	-	60	-	70		85	-	100	ns
t <sub>CLZ1,2</sub> (1)	Chip Select to Output in Low Z	5		5		5		5		5		ns
t <sub>OE</sub>	Output Enable to Output Valid	-	30	—	35	-	40		50	-	60	ns
t <sub>OLZ</sub> <sup>(1)</sup>	Output Enable to Output in Low Z	5		5		5		5		5		ns
t <sub>CHZ</sub> <sup>(1)</sup>	Chip Select to Output in High Z	-	20	-	25	-	30	—	35	_	40	ns
t <sub>OHZ</sub> <sup>(1)</sup>	Output Disable to Output in High Z	-	20	-	25	-	30	-	35		40	ns
t <sub>он</sub>	Output Hold from Address Change	5		5		5		5		5	-	ns
t <sub>PU</sub> <sup>(1)</sup>	Chip Select to Power Up Time	0		0		0	-	0		0		ns
t <sub>PD</sub> <sup>(1)</sup>	Chip Deselect to Power Down Time	-	50	-	60	-	70	-	85	-	100	ns
WRITE C	YCLE											
t <sub>wc</sub>	Write Cycle Time	50		60		70		85		100		ns
t <sub>CW</sub>	Chip Selection to End of Write	45	_	55		65		75		90	—	ns
t <sub>AW</sub>	Address Valid to End of Write	45		55	—	65	—	75		90		ns
t <sub>AS</sub>	Address Setup Time	5		10		10		10	_	10	_	ns
t <sub>WP</sub>	Write Pulse Width	40		45		55		65		80		ns
t <sub>WR</sub>	Write Recovery Time	5		5	_	5		10		10		ns
t <sub>WHZ</sub> <sup>(1)</sup>	Write Enable to Output in High Z	-	20	-	25	—	30	-	35	-	40	ns
t <sub>DW</sub>	Data to Write Time Overlap	20		25		30		35		40	_	ns
t <sub>DH</sub>	Data Hold from Write Time	5		5		5		5		5		ns
tow <sup>(1)</sup>	Output Active from End of Write	5		5		5		5		5		ns


NOTES:

1. This parameter guaranteed but not tested.

## TIMING WAVEFORM OF READ CYCLE NO. 1(1)




#### TIMING WAVEFORM OF READ CYCLE NO. 2(1,2,4)



SRD8M656-005

## TIMING WAVEFORM OF READ CYCLE NO. 3(1.3.4)




SRD8M656-006


#### NOTES:

- 1. WE is High for Read Cycle.
- 2. Device is continuously selected,  $\overline{CS} = V_{IL}$  and  $\overline{UB}$ ,  $\overline{LB} = V_{IL}$  for 16 output active.
- 3. Address valid prior to or coincident with CS transition low.
- 4. OE = VIL.
- 5. Transition is measured  $\pm$ 200mV from steady state. This parameter is sampled and not 100% tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1(1)



### TIMING WAVEFORM OF WRITE CYCLE NO. 2(1.6)



#### NOTES:

- 1. WE or  $\overline{\text{CS}}$  or  $\overline{\text{UB}}$  and  $\overline{\text{LB}}$  must be high during all address transitions.
- 2. A write occurs during the overlap (t<sub>WP</sub>) of a low  $\overline{\text{CS}}.$
- 3.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
- 4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the CS, UB and LB low transition occurs simultaneously with the WE low transitions or after the WE transition, outputs remain in a high impedance state.
- 6.  $\overline{OE}$  is continuously low ( $\overline{OE} = V_{II}$ ).
- 7. D<sub>OUT</sub> is the same phase of write data of this write cycle.
- 8. If CS, UB and LB are low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 9. Transition is measured ±200mV from steady state. This parameter is sampled and not 100% tested.

# IDT8M656S/IDT8M628S CMOS STATIC RAM MODULE 256K (16K x 16-BIT) & 128K (8K x 16-BIT)

#### TRUTH TABLE

MODE	CS	UB	LB	OE	WE	OUTPUT	POWER
Standby	н	Х	Х	Х	х	High Z	Standby
Standby	L	н	н	Х	х	High Z	Standby
Read	L	L	L	L	н	D <sub>OUT 1-16</sub>	Active
Lower Byte Read	L	н	L	L	н	D <sub>OUT 1-8</sub>	Active (X8)
Upper Byte Read	L	L	н	L	н	D <sub>OUT 9-16</sub>	Active (X8)
Read	L	L	L	н	н	High Z	Active
Lower Byte Read	L	н	L	н	н	High Z	Active (X8)
Upper Byte Read	L	L	н	н	н	High Z	Active (X8)
Write	L	L	L	Х	L	D <sub>IN 1-16</sub>	Active
Lower Byte Write	L	н	L	х	L	D <sub>IN 1-8</sub>	Active (X8)
Upper Byte Write	L	L	н	х	L	D <sub>IN 9-16</sub>	Active (X8)

### MILITARY AND COMMERCIAL TEMPERATURE RANGE

# CAPACITANCE (T<sub>A</sub> = +25°C, f = 1.0MHz)

SYMBOL	PARAMETER <sup>(1)</sup>	CONDITIONS	TYP.	UNIT
CIN	Input Capacitance	V <sub>IN</sub> = 0V	TBD	pF
COUT	Output Capacitance	V <sub>OUT</sub> = 0V	TBD	pF

**NOTE:** 1. This parameter is sampled and not 100% tested.

