


## AMI5HG 0.5 micron CMOS Gate Array

### Description

IDTX3 is a non-inverting, TTL-level, input buffer piece.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1"> <thead> <tr> <th>PADM</th> <th>QC</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	PADM	QC	L	L	H	H	<table border="1"> <thead> <tr> <th>PADM</th> <th>Load</th> </tr> </thead> <tbody> <tr> <td></td> <td>4.90 pF</td> </tr> </tbody> </table>	PADM	Load		4.90 pF
PADM	QC											
L	L											
H	H											
PADM	Load											
	4.90 pF											

### HDL Syntax

Verilog ..... IDTX3 *inst\_name* (QC, PADM);

VHDL ..... *inst\_name*: IDTX3 port map (QC, PADM);

### Power Characteristics

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ )	TBD	nA
$EQL_{pd}$	10.4	Eq-load

See page 2-15 for power equation.

### Input Propagation Delays

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	11	22	32	43 (max)
PADM		QC	$t_{PLH}$	0.53	0.67	0.78	0.89	1.00
			$t_{PHL}$	0.72	0.87	0.99	1.10	1.22

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

Pad Logic