





# IFN3957, IFN3958 Dual Matched N-Channel JFET

#### Features

- InterFET <u>N0016H Geometry</u>
- Typical Noise: 6 nV/VHz
- Low Ciss: 3.5pF Typical
- High Input Impedance
- Replacement for 2N3957,8 Parts
- RoHS Compliant
- SMT, TH, and Bare Die Package options.

#### Applications

- Differential Amplifiers
- Low Noise Pre-Amplifier
- High Impedance Amplifier

#### Description

The -50V InterFET IFN3957 and IFN3958 matched pair JFET's are targeted for high input impedance applications for mid to high frequency designs. Gate leakages are typically 10pA at room temperatures. Parts are matched down to 5mV. The TO-71 package is hermetically sealed and suitable for military applications. Custom specifications, matching, and packaging options are available.

#### **Product Summary**

	1			
	Parameters	IFN3957 Min	IFN3958 Min	Unit
BV <sub>GSS</sub>	Gate to Source Breakdown Voltage	-50	-50	V
IDSS	Drain to Source Saturation Current	0.5	0.5	mA
V <sub>GS(off)</sub>	Gate to Source Cutoff Voltage	-1	-1	V
GFS	Forward Transconductance	1000	1000	μS

#### Ordering Information Custom Part and Binning Options Available

Part Number	Description	Case	Packaging
IFN3957; IFN3958	Through-Hole	TO-72	Bulk
SMP3957; SMP3958	Surface Mount	SOIC8	Bulk
	7" Tape and Reel: Max 500 Pieces		Minimum 500 Pieces
SMP3957TR; SMP3958TR	13" Tape and Reel: Max 2,500 Pieces	SOIC8	Tape and Reel
IFN3957COT; IFN3958COT *	Chip Orientated Tray (COT Waffle Pack)	СОТ	70/Waffle Pack
IFN3957CFT; IFN3958CFT *	Chip Face-up Tray (CFT Waffle Pack)	CFT	70/Waffle Pack

\* Bare die packaged options are designed for matched specifications but not 100% tested



**Disclaimer:** It is the Buyers responsibility for designing, validating and testing the end application under all field use cases and extreme use conditions. Guaranteeing the application meets required standards, regulatory compliance, and all safety and security requirements is the responsibility of the Buyer. These resources are subject to change without notice.





#### SOIC8 Top View



IF35009.R00







# **Electrical Characteristics**

# Maximum Ratings (@ T<sub>A</sub> = 25°C, Unless otherwise specified)

	Parameters	Value	Unit
VRGS	Reverse Gate Source and Gate Drain Voltage	-50	V
I <sub>FG</sub>	Continuous Forward Gate Current	50	mA
PD	Continuous Device Power Dissipation	250	mW
Р	Power Derating	4.3	mW/°C
Τı	Operating Junction Temperature	-55 to 150	°C
T <sub>STG</sub>	Storage Temperature	-65 to 175	°C

### Static Characteristics (@ TA = 25°C, Unless otherwise specified)

			IFN3957, IFN3958			
	Parameters	Conditions	Min	Тур	Max	Unit
V <sub>(BR)GSS</sub>	Gate to Source Breakdown Voltage	$I_G = -1\mu A, V_{DS} = 0V$	-50			v
Igss	Gate to Source Reverse Current	V <sub>GS</sub> = -30V, V <sub>DS</sub> = 0V, T <sub>A</sub> = 25°C V <sub>GS</sub> = -30V, V <sub>DS</sub> = 0V, T <sub>A</sub> = 125°C			-100 -500	pA nA
lg	Gate Operating Current	V <sub>DS</sub> = 20V, I <sub>D</sub> = 200μA, T <sub>A</sub> = 25°C V <sub>DS</sub> = 20V, I <sub>D</sub> = 200μA, T <sub>A</sub> = 125°C			-50 -250	pA nA
Vgs(off)	Gate to Source Cutoff Voltage	V <sub>DS</sub> = -20V, I <sub>G</sub> = 1nA	-1		-4.5	v
V <sub>GS</sub>	Gate Source Voltage	V <sub>DS</sub> = 20V, I <sub>D</sub> = 50μA V <sub>DS</sub> = 20V, I <sub>D</sub> = 200μA	-0.5		-4.2 -4	V
V <sub>GS(F)</sub>	Gate Source Forward Voltage	$V_{DS} = 0V, I_G = 1mA$			2	
IDSS	Drain to Source Saturation Current	$V_{DS} = 20V, V_{GS} = 0V$ (Pulsed)	0.5		5	mA

#### Dynamic Characteristics (@ TA = 25°C, Unless otherwise specified)

			IFN3957, IFN3958				
Parameters		Conditions		Min	Тур	Max	Unit
Gra	Forward	$V_{DS} = 10V, V_{GS} = 0V, f = 1kHz$		1000		3000	
GFS	Transconductance	$V_{DS} = 20V, V_{GS} = 0V, f = 200MHz$		1000			μ
Gos	Output Conductance	V <sub>DS</sub> = 20V, f = 1k⊦	lz			35	μS
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 20V, V_{GS} = 0V, f =$	$V_{DS} = 20V, V_{GS} = 0V, f = 1MHz$			4	рF
C <sub>rss</sub>	<b>Reverse Capacitance</b>	$V_{DS} = 20V, V_{GS} = 0V, f = 1MHz$				1.2	рF
NF	Noise Figure	$V_{DS} = 20V, f = 10Hz, R_G = 10M\Omega$				0.5	dB
$ I_{G1}-I_{G2} $	Differential Gate Current	V <sub>DS</sub> = 20V, I <sub>D</sub> = 200μΑ, Τ <sub>Α</sub>	λ= 125°C			10	nA
1 /1	Saturation Drain	$V_{DS} = 20V, V_{GS} = 0V$	IFN3957	0.90		1	
IDSS1/ IDSS2	Current Ratio		IFN3958	0.85		1	
Vcci Vcci	Differential Gate	$V_{\rm rec} = 20V/J_{\rm rec} = 200\mu$	IFN3957			20	m\/
•GS1 = •GS2	Source Voltage	VDS - 20V, IB - 200µA	IFN3958			25	
$\frac{ V_{GS1} - V_{GS2} }{\Lambda T}$	Differential Gate Source Voltage with	$V_{DS} = 20V, I_D = 200\mu A$ $T_O = -55^{\circ}C to 125^{\circ}C$	IFN3957 IFN3958			5	mV/°C
	Temperature	10 33 6 10 123 6					
961/962	Transconductance	$V_{DS}$ = 20V, $I_{D}$ = 200 $\mu$ A,	IFN3957	0.90		1	
5151/ 5152	Ratio	f = 1kHz	IFN3958	0.85		1	



Technical Order Now

Support

# IFN3957-8

# **TO-71 Mechanical and Layout Data**

#### **Package Outline Data**



#### Suggested Bent Lead Through-Hole Layout



- 1. All linear dimensions are in millimeters.
- 2. Eight leaded device. Not all leads are shown in drawing views.
- 3. Some package configurations will not populate pin 8 and/or pin 4.
- 4. Package weight approximately 0.35 grams
- 5. Bulk product is shipped in standard ESD shipping material
- 6. Refer to JEDEC standards for additional information.

- All linear dimensions are in millimeters. 1.
- Pads 8 and/or pad 4 can be eliminated for devices 2. with less pins.
- 3. The suggested land pattern dimensions have been provided as an eight pin bent lead reference only. A more robust pattern may be desired for wave soldering or reduced pin count.





# **SOIC8** Mechanical and Layout Data

#### **Package Outline Data**







Order

Now

- 1. All linear dimensions are in millimeters.
- 2. Package weight approximately 0.21 grams
- 3. Molded plastic case UL 94V-0 rated
- For Tape and Reel specifications refer to InterFET CTC-021 Tape and Reel Specification, Document number: IF39002
- 5. Bulk product is shipped in standard ESD shipping material
- 6. Refer to JEDEC standards for additional information.

### Suggested Pad Layout



- 1. All linear dimensions are in millimeters.
- 2. The suggested land pattern dimensions have been provided for reference only. A more robust pattern may be desired for wave soldering.