





IFNU410, IFNU411, IFNU412 Dual Matched N-Channel JFET

Support

Features

- InterFET N0016H Geometry
- Low Leakage: 10 pA Typical
- Low Input Capacitance: 3.5 pF Typical
- High Input Impedance
- Replacement for U410, U411, U412
- RoHS Compliant
- SMT, TH, and Bare Die Package options.

Applications

- Low Noise Differential Amplifier
- Differential Amplifier
- · Wide-Band Amplifier

Description

The -40V InterFET IFNU410, IFNU411, and IFNU412 JFET's are targeted for low noise differential amplifier designs. Gate leakages are less than 10pA at room temperatures. The TO-71 package is hermetically sealed and suitable for military applications. Custom specifications, matching, and packaging options are available.



	Parameters	IFNU410 Min	IFNU411 Min	IFNU412 Min	Unit		
BV _{GSS}	Gate to Source Breakdown Voltage	-40	-40	-40	V		
I _{DSS}	Drain to Source Saturation Current	0.5	0.5	0.5	mA		
V _{GS(off)}	Gate to Source Cutoff Voltage	-0.5	-0.5	-0.5	V		
GFS	Forward Transconductance	1	1	1			
	Forward fransconductance	0.6	0.6	0.6	mS		


Ordering Information Custom Part and Binning Options Available

Part Number	Description	Case	Packaging
IFNU410; IFNU411; IFNU412	Through-Hole	TO-71	Bulk
SMPU410; SMPU411; SMPU412	Surface Mount	SOIC8	Bulk
	7" Tape and Reel: Max 500 Pieces		Minimum 500 Pieces
SMPU410; SMPU411; SMPU412	13" Tape and Reel: Max 2,500 Pieces	SOIC8	Tape and Reel
IFNU410COT; IFNU411COT;			
IFNU412COT *	Chip Orientated Tray (COT Waffle Pack)	СОТ	70/Waffle Pack
IFNU410CFT; IFNU411CFT;			
IFNU412CFT *	Chip Face-up Tray (CFT Waffle Pack)	CFT	70/Waffle Pack

* Bare die packaged options are designed for matched specifications but not 100% tested




Disclaimer: It is the Buyers responsibility for designing, validating and testing the end application under all field use cases and extreme use conditions. Guaranteeing the application meets required standards, regulatory compliance, and all safety and security requirements is the responsibility of the Buyer. These resources are subject to change without notice.





SOIC8 Top View











Support

Electrical Characteristics

Maximum Ratings (@ T_A = 25°C, Unless otherwise specified)

	Parameters	Value	Unit
VRGS	Reverse Gate Source and Gate Drain Voltage	-40	V
I_{FG}	Continuous Forward Gate Current	50	mA
PD	Continuous Device Power Dissipation	375	mW
Р	Power Derating	3	mW/°C
Τı	Operating Junction Temperature	-55 to 125	°C
T _{STG}	Storage Temperature	-65 to 150	°C

Static Characteristics (@ TA = 25°C, Unless otherwise specified)

			IFNU410, IFNU411, IFNU412			
	Parameters	Conditions	Min	Тур	Max	Unit
V _{(BR)GSS}	Gate to Source Breakdown Voltage	$I_G = -1\mu A, V_{DS} = 0V$	-40			V
I _{GSS}	Gate to Source Reverse Current	V_{GS} = -30V, V_{DS} = 0V			-0.2	nA
lg	Gate Operating Current	V_{DS} = 10V, I_D = 200 μ A			-200	pА
Vgs(off)	Gate to Source Cutoff Voltage	V _{DS} = 20V, I _D = 1nA	-0.5		-3.5	V
V _{GS}	Gate Source Voltage	V_{DS} = 20V, I_D = 200 μ A	-0.2		-3	V
I _{DSS}	Drain to Source Saturation Current	$V_{DS} = 20V, V_{GS} = 0V$ (Pulsed)	0.5		5	mA

Dynamic Characteristics (@ TA = 25°C, Unless otherwise specified)

				IFNU410, IFNU411, IFNU412			
Р	arameters	Conditions		Min	Тур	Max	Unit
Gfs	Forward Transconductance	$V_{DS} = 20V, V_{GS} = 0V, f = V_{DS} = 20V, I_D = 200\mu A, f$		1 0.6		4 1.2	mS
Gos	Output Conductance	V _{DS} = 20V, V _{GS} = 0V, f = V _{DS} = 20V, I _D = 200µA, f			20 5	μS	
Ciss	Input Capacitance	$V_{DS} = 20V, V_{GS} = 0V, f = 1MHz$				4.5	рF
Crss	Reverse Capacitance	$V_{DS} = 20V, V_{GS} = 0V, f = 1MHz$				1.2	pF
en	Equivalent Circuit Input Noise Voltage	V_{DS} = 20V, I_{D} = 200 μ A, f = 100Hz			20	70	nV/√Hz
$\left V_{GS1} - V_{GS2}\right $	Differential Gate Source Voltage	V _{DS} = 20V, I _D = -200µA	IFNU410 IFNU411 IFNU412			10 20 40	mV
$\frac{\left V_{\text{GS1}}-V_{\text{GS2}}\right }{\Delta T}$	Differential Gate Source Voltage with Temperature	V _{DS} = 20V, I _D = 200μA T _A = 25°C, T _B = 85°C	IFNU410 IFNU411 IFNU412			1 2.5 4	mV/°C
CMRR	Common Mode Rejection Ratio	V _{DD} = 10V to 20V, I _D = 200μA	IFNU410 IFNU411 IFNU412		80 80 70		dB




Technical Order Now

Support


IFNU410-1-2

TO-71 Mechanical and Layout Data

Package Outline Data



Suggested Bent Lead Through-Hole Layout



- 1. All linear dimensions are in millimeters.
- 2. Eight leaded device. Not all leads are shown in drawing views.
- 3. Some package configurations will not populate pin 8 and/or pin 4.
- 4. Package weight approximately 0.35 grams
- 5. Bulk product is shipped in standard ESD shipping material
- 6. Refer to JEDEC standards for additional information.


- All linear dimensions are in millimeters. 1.
- Pads 8 and/or pad 4 can be eliminated for devices 2. with less pins.
- 3. The suggested land pattern dimensions have been provided as an eight pin bent lead reference only. A more robust pattern may be desired for wave soldering or reduced pin count.







SOIC8 Mechanical and Layout Data

Package Outline Data








Order

Now

- 1. All linear dimensions are in millimeters.
- 2. Package weight approximately 0.21 grams
- 3. Molded plastic case UL 94V-0 rated
- For Tape and Reel specifications refer to InterFET CTC-021 Tape and Reel Specification, Document number: IF39002
- 5. Bulk product is shipped in standard ESD shipping material
- 6. Refer to JEDEC standards for additional information.

Suggested Pad Layout



- 1. All linear dimensions are in millimeters.
- 2. The suggested land pattern dimensions have been provided for reference only. A more robust pattern may be desired for wave soldering.