

# IFX21004TN V51

Dual Voltage Regulator with 5 V and 15 V Outputs

IFX21004TN V51

# **Data Sheet**

Rev. 1.00, 2010-11-04

Standard Power



#### Dual Voltage Regulator with 5 V and 15 V Outputs


IFX21004TN V51



#### 1 Overview

#### **Features**

- Dual Output: 5 V and 15 V
- High Input Voltage Range: up to 60 V Peak
- · High Output Current Capability 100 mA and 30 mA
- · High Output Voltage Accuracy
- Very low Current Consumption
- Overtemperature Shutdown
- Thermal Optimized Package
- Green Product (RoHS compliant)



PG-TO220-5

For automotive applications please refer to the Infineon TLE- and TLF-series voltage regulators.

#### Description

The **IFX21004TN V51** is a monolithic integrated voltage regulator providing two output voltages: Output Q1 is a 5 V output for loads up to 100 mA and output Q2 is a 15 V output providing up to 30 mA. The device is available in the **PG-TO220-5** package.

The **IFX21004TN V51** is designed to supply any system that requires 5 V and 15 V. These can be for example systems with a microcontroller (5 V) and a standard MOS-driver-IC (15 V). To fulfill also the requirements of severe operating conditions the IFX21004TN V51 is able to operate across a wide junction temperature range of  $-40 \,^{\circ}\text{C} < T_i < 150 \,^{\circ}\text{C}$  and is also equipped with additional protection functions.

Both outputs are protected against overload by an integrated output current limitation circuit. The built-in overtemperature shutdown circuit protects the device against overheat.

The IC operates across a wide input voltage range from 20 V up to 60 V peak and up to 40V for continuous operation. The output voltages are regulated to  $V_{\rm Q1}$  = 5 V and  $V_{\rm Q2}$  = 15 V. The standard **PG-TO220-5** package is especially suitable for this kind of application, as it reduces system cost and provides excellent thermal characteristics.

Туре	Package	Marking
IFX21004TN V51	PG-TO220-5	IFX21004

Data Sheet 2 Rev. 1.00, 2010-11-04



**Block Diagram** 

## 2 Block Diagram




Figure 1 Block Diagram



**Pin Configuration** 

## 3 Pin Configuration

## 3.1 Pin Assignment




Figure 2 Pin Configuration

### 3.2 Pin Definitions and Functions

Pin	Symbol	Function
1	ı	Input voltage
		block to ground directly at the IC with a ceramic capacitor.
2	n.c.	not connected
		leave open, don't connect
3	GND	Ground
		connect to tab (heat sink)
4	Q1	5V-Output voltage, e.g. for microcontroller and logic circuit
		block to ground with a capacitor respecting the values given in "Output Capacitor's
		Requirements for Stability" on Page 7
5	Q2	15V-Output voltage, e.g. for MOS driver circuit
		block to ground with a capacitor as specified in "Output Capacitor's
		Requirements for Stability" on Page 8
Tab	_	Tab
		connect to pin3 (GND) and heatsink area



**General Product Characteristics** 

#### 4 General Product Characteristics

#### 4.1 Absolute Maximum Ratings

#### Table 1 Absolute Maximum Ratings

 $T_{\rm j}$  = -40 °C to +150 °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Lim	it Values	Unit	Remarks
		Min.	Max.		
Input	-	-	-	+	
Voltage	$V_1$	-0.3	60	V	during max. 400ms see also Chapter 6
		-0.3	40	V	
Outputs Q1, Q2	,		<u>'</u>	-	
Voltage	$V_{Q1}$	-0.3	6.5	V	_
Voltage	$V_{Q2}$	-0.3	20	V	_
Temperatures					
Junction Temperature	$T_{\rm j}$	-40	150	°C	_
Storage Temperature	$T_{ m stg}$	-50	150	°C	_
ESD-Protection	, <u> </u>				
All Pins	$V_{ESD}$	-2	2	kV	HBM <sup>1)</sup>
All Pins	$V_{ESD}$	-1	1	kV	CDM <sup>2)</sup>
4) EOD (11.111 LIDIA	" · FIA / JEOD 00				•

<sup>1)</sup> ESD susceptibility, HBM according to EIA/JESD 22-A114B

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

### 4.2 Operating Range

Table 2 Operating Range

Parameter	Symbol	Lin	nit Values	Unit	Remarks
		Min.	Max.		
Input Voltage Range for Q1	V <sub>11</sub>	12	60	V	only Q1 functional; during max. 400ms <sup>1)</sup>
	$V_{I1}$	12	40	V	only Q1 functional <sup>1)</sup>
Input Voltage Range for Q2	$V_{12}$	20	60	V	Q1 and Q2 functional; during max. 400ms <sup>1)</sup>
	$V_{I2}$	20	40	V	Q1 and Q2 functional <sup>1)</sup>
Junction temperature	$T_{\rm j}$	-40	150	°C	_

<sup>1)</sup> also consider the specification of the Dropout Voltage  $V_{\mathrm{DRQ1}}$ ,  $V_{\mathrm{DRQ2}}$  given in the Table 4

Data Sheet 5 Rev. 1.00, 2010-11-04

<sup>2)</sup> ESD susceptibility, Charged Device Model "CDM" EIA/JESD22-C101 or ESDA STM5.3.1



#### **General Product Characteristics**

#### 4.3 Thermal Resistances

Table 3 Thermal Resistances<sup>1)</sup>

Parameter	Symbol	Typ. Limit Value	Unit	Remarks
Junction to Case	$R_{thJC}$	4.1	K/W	underlying P = 2W power dissipation with power zener activated <sup>2)</sup>
Junction to Case	$R_{thJC}$	6.1	K/W	underlying P = 2W power dissipation with power zener deactivated <sup>3)</sup>

<sup>1)</sup> not subject to production test, specified by design

Note: In the operating range, the functions given in the circuit description are fulfilled.

 <sup>2)</sup> for the taken case with the zener diode activated the power distribution on the chip is given as follows. Power zener:
 P<sub>Zener</sub> = 0.85W; power stage Q1: P<sub>PowerstageQ1</sub> = 1.03W; power stage Q2: P<sub>PowerstageQ2</sub> = 0.12W
 3) for the taken case with the zener diode deactivated the power distribution on the chip is given as follows. Power stage Q1

<sup>3)</sup> for the taken case with the zener diode deactivated the power distribution on the chip is given as follows. Power stage Q1  $P_{\text{PowerstageQ1}}$  = 1.72W; power stage Q2  $P_{\text{PowerstageQ2}}$  = 0.28W



## **5** Electrical Characteristics

#### Table 4 Electrical Characteristics

 $V_{\rm I}$  = 24 V; -40 °C <  $T_{\rm j}$  < 150 °C; all voltages with respect to ground; positive current defined flowing out of pin; unless otherwise specified.

Parameter	Symbol	Limit Values			Unit	<b>Test Condition</b>
		Min.	Тур.	Max.		
<b>Current Consumption</b>						
Quiescent Current	$I_{q}$	_	700	1000	μΑ	$I_{Q1}$ = 1 mA;
$I_{q} = I_{I} - (I_{Q1} + I_{Q2})$	·					$I_{\mathrm{Q2}}$ = 1 mA
Current Consumption	$I_{q}$	_	1	3.5	mA	$I_{\rm Q1}$ = 100 mA;
$I_{q} = I_{l} - (I_{Q1} + I_{Q2})$	·					$I_{\rm Q2}$ = 30 mA
Output Q1 (5 V)						
Output Voltage	$V_{Q1}$	4.85	5.00	5.15	V	$I_{\rm Q1}$ = 80 mA;
						$T_{\rm j}$ = 25 °C
Output Voltage	$V_{Q1}$	4.75	_	5.25	V	$1 \text{ mA} < I_{Q1} < 100 \text{ mA}$
Output Current Limitation	$I_{Q1}$	101	180	600	mA	$V_{\rm Q1,nom}$ - 100mV; $V_{\rm I}$ =24V
Dropout Voltage	$V_{DRQ1}$	_	5	10	V	$I_{Q1}$ = 100 mA;
$V_{DRQ1} = V_{I} - V_{Q1}$						$I_{\rm Q2}$ = 30 mA <sup>1)</sup>
Load Regulation	$\Delta V_{Q1}$	_	20	50	mV	1 mA < $I_{Q1}$ < 100 mA;
(steady state)						$V_{\rm I}$ = 24 V
Line Regulation	$\Delta V_{Q1}$	_	15	50	mV	$I_{Q1}$ = 1 mA;
(steady state)						$24 \text{ V} < V_1 < 40 \text{ V}$
Power Supply Ripple	PSRR <sub>Q1</sub>	_	55	_	dB	$f_{\rm r}$ =100 Hz;
Rejection <sup>2)</sup>						$V_{\rm r}$ = 1Vpp
Output Capacitor's	$C_{Q1}$	1.0	_	_	μF	_2)3)
Requirements for Stability	$ESR(C_{Q1})$	_	_	5.0	Ω	_2)



#### Table 4 Electrical Characteristics (cont'd)

 $V_{\rm I}$  = 24 V; -40 °C <  $T_{\rm j}$  < 150 °C; all voltages with respect to ground; positive current defined flowing out of pin; unless otherwise specified.

Parameter	Symbol	Limit Values			Unit	Test Condition
		Min.	Тур.	Max.		
Output Q2 (15 V)	1	•			<u> </u>	
Output Voltage	$V_{\mathrm{Q2}}$	14.4	15.0	15.6	V	$I_{Q2}$ = 15 mA; $T_{j}$ = 25 °C
Output Voltage	$V_{Q2}$	14.25	_	15.75	V	1 mA < I <sub>Q2</sub> < 30 mA
Output Current Limitation	$I_{Q2}$	31	100	220	mA	$V_{\rm Q2,nom}$ - 100mV; $V_{\rm I}$ =24V
Dropout Voltage $V_{\text{DRQ2}} = V_{\text{I}} - V_{\text{Q2}}$	$V_{DRQ2}$	-	3	6	V	$I_{\rm Q2}$ = 30 mA; $I_{\rm Q1}$ = 100 mA <sup>1)</sup>
Load Regulation	$\Delta V_{\mathrm{Q2}}$	_	50	150	mV	1 mA < $I_{\rm Q2}$ < 30 mA; $V_{\rm I}$ = 24 V
Line Regulation	$\Delta V_{\mathrm{Q2}}$	_	30	150	mV	$I_{\rm Q2}$ = 1 mA; 24 V < $V_{\rm I}$ < 40 V
Power Supply Ripple Rejection <sup>2)</sup>	$PSRR_{Q2}$	_	50	_	dB	$f_r$ =100 Hz; $V_r$ = 1Vpp
Output Capacitor's	$C_{Q2}$	1.0	_	_	μF	_2)3)
Requirements for Stability	$ESR(C_{Q2})$	_	_	5.0	Ω	_2)

<sup>1)</sup> Drop voltage = VI - VQ (measured when the output voltage has dropped 100 mV from the nominal value).

Note: The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specified mean values expected over the production spread. If not otherwise specified, typical characteristics apply at  $T_A$  = 25 °C and the given supply voltage.


<sup>2)</sup> not subject to production test, specified by design.

<sup>3)</sup> for further details please refer to Chapter 6.




### 5.1 Typical Performance Characteristics


# Output Voltage $V_{\rm Q1}$ versus Junction Temperature $T_{\rm i}$




Output Current Limitation  $Q_1$  versus Junction Temperature  $T_{\rm i}$  (@  $V_{\rm Q1,nom}$  - 100mV)



# Output Voltage $V_{\rm Q2}$ versus Junction Temperature $T_{\rm i}$




# Output Current Limitation $Q_2$ versus Junction Temperature $T_{\rm i}$ (@ $V_{\rm Q2,nom}$ - 100mV)






# Line Regulation $\Delta V_{\mathrm{Q1,line}}$ versus Input Voltage Change $V_{\mathrm{I}}$




Input Voltage Change  $V_1$ 


Line Regulation  $\Delta V_{
m Q2,line}$  versus



Load Regulation  $\Delta V_{\rm Q1,load}$  versus Output Current Change  $I_{\rm Q}$ 



Load Regulation  $\Delta V_{\rm Q2,load}$  versus Output Current Change  $I_{\rm Q}$ 





**Application Information** 

### 6 Application Information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.




Figure 3 Application Circuit

Note: This is a very simplified example of an application circuit. The function must be verified in the real application.

The IFX21004TN V51 is operating from 20 V <  $V_{\rm I}$  < 40 V (60 V Peak) and can be directly connected to e.g. a battery line. The maximum output current of this regulator is controlled and limited internally; its output short circuit protection to ground is ensured up to  $V_{\rm I}$ -values of up to 24V.

When any high frequency disturbance is existing and should be filtered, an input capacitor in the range of 100 nF is helpful.

At both outputs Q1 and Q2 capacitors  $C_{\rm Q1}$  and  $C_{\rm Q2}$  are required in any case to maintain regulating stability. Therefore as minimum values the specification in **Table 4 "Electrical Characteristics" on Page 7** needs to be respected. In addition, to keep a good line transient regulation<sup>1)</sup> and load transient regulation<sup>2)</sup>, capacitor values of  $C_{\rm Q1} = C_{\rm Q2} > 22~\mu F$  are recommended.

The IFX21004TN V51 is capable to withstand input voltages exceeding its nominal operating range up to values of 60 V during short time periods of up to 400ms. Such short input voltage pulses exceeding 40 V are absorbed by activating an internal zener diode structure. Please note in this context that, due to hysteresis, in some cases the zener diode may remain activated also after the pulse when the input voltage is afterwards around values of 40V. If in such cases the input voltage is lowered afterwards the power zener will be switched off again. During the switching of the zener diode the effects of potential switching noise needs to be considered as they may cause transients on the outputs Q1 and Q2. The occurrence of such transient output voltages is dependent on the application's load as well as the used output capacitors. Such potential output transients can be minimized by using larger values for CQ1 and CQ2 that will damp such output transients.

<sup>1)</sup> fast voltage transients at the regulator's input

<sup>2)</sup> fast current transients at the regulator's output



**Package Outlines** 

## 7 Package Outlines




Figure 4 PG-TO220-5 (Plastic Small Outline Transistor)

#### **Green Product (RoHS compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).



**Revision History** 

## 8 Revision History

Revision	Date	Changes
1.00	2010-11-04	Data Sheet Initial Release

Edition 2010-11-04

Published by Infineon Technologies AG 81726 Munich, Germany © 2010 Infineon Technologies AG All Rights Reserved.

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.